Issue 38, 2021

Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 V and disturb-free read

Abstract

Ferroelectric field-effect transistors (FeFETs) with a single gate structure and using the newly discovered ferroelectric hafnium oxide as an active material are attracting considerable interest for nonvolatile memory devices. However, such FeFETs struggle to achieve a large separation between the two logic states (memory window, MW) because of the thickness limitations of the ferroelectric film. Moreover, they are affected by detrimental disturbs coming from the read operation because of the shared write and read paths. Therefore, significant performance improvements are needed for the device to compete with established memory technologies like flash. Here, we present an asymmetric double-gate FeFET structure, where only one gate stack comprises the ferroelectric layer. We propose a novel read operation at the non-ferroelectric gate and demonstrate an amplified MW exceeding 12 V thanks to the enhanced body effect factor and the increased sensitivity of the transfer characteristics to the ferroelectric polarization. As a result, the above physical limitation is circumvented, thus by far outperforming the MW values reported in the literature. Based on this, we implement the multi-level cell storage featuring 4 bits per cell and stable data retention. Finally, an essential benefit originating from the separated write and read paths in our structure is exploited to demonstrate the fully disturb-free read operation. Besides memory, this could be particularly favorable for those neuromorphic and in-memory computing concepts with an occasional update of the stored variable but a very frequent read.

Graphical abstract: Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 V and disturb-free read

Supplementary files

Article information

Article type
Paper
Submitted
04 Aug 2021
Accepted
10 Sep 2021
First published
13 Sep 2021

Nanoscale, 2021,13, 16258-16266

Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 V and disturb-free read

H. Mulaosmanovic, D. Kleimaier, S. Dünkel, S. Beyer, T. Mikolajick and S. Slesazeck, Nanoscale, 2021, 13, 16258 DOI: 10.1039/D1NR05107E

To request permission to reproduce material from this article, please go to the Copyright Clearance Center request page.

If you are an author contributing to an RSC publication, you do not need to request permission provided correct acknowledgement is given.

If you are the author of this article, you do not need to request permission to reproduce figures and diagrams provided correct acknowledgement is given. If you want to reproduce the whole article in a third-party publication (excluding your thesis/dissertation for which permission is not required) please go to the Copyright Clearance Center request page.

Read more about how to correctly acknowledge RSC content.

Social activity

Spotlight

Advertisements