Nanoscale Advances

PAPER

Check for updates

Cite this: Nanoscale Adv., 2020, 2, 1152

Received 18th July 2019 Accepted 16th January 2020 DOI: 10.1039/c9na00447e

rsc.li/nanoscale-advances

Introduction

Neuromorphic computing has become a sparking research interest since great advances have been made in the artificial intelligence (AI) technology.^{1,2} Inspired by the human brain, which possesses the merits of large capacity in a small volume and low energy consumption, the utilization of an artificial synapse for neuromorphic computing is promising for next-generation AI research.^{3–5} Due to the history-dependent property, which is analogous to a synapse, the memristor is considered as a promising candidate unit that works as an electronic synapse.^{5–7} In addition, the high scalability and low operation power demands for memristors further enhance the advantage in electronic synapse applications. Several important synaptic functions, such as short-term potentiation (STP), long-

A dual mode electronic synapse based on layered SnSe films fabricated by pulsed laser deposition[†]

ROYAL SOCIETY OF **CHEMISTRY**

View Article Online

View Journal | View Issue

Xinxin Chen, ^(b)^a Chun-Hung Suen,^a Hei-Man Yau,^a Feichi Zhou,^a Yang Chai,^a Xiaodan Tang,^b Xiaoyuan Zhou, ^(b)*^b Nicolas Onofrio*^a and Ji-Yan Dai*^a

An artificial synapse, such as a memristive electronic synapse, has caught world-wide attention due to its potential in neuromorphic computing, which may tremendously reduce computer volume and energy consumption. The introduction of layered two-dimensional materials has been reported to enhance the performance of the memristive electronic synapse. However, it is still a challenge to fabricate large-area layered two-dimensional films by scalable methods, which has greatly limited the industrial application potential of two-dimensional materials. In this work, a scalable pulsed laser deposition (PLD) method has been utilized to fabricate large-area layered SnSe films, which are used as the functional layers of the memristive electronic synapse with dual modes. Both long-term memristive behaviour with gradually changed resistance (Mode 1) and short-term memristive behavior with abruptly reduced resistance (Mode 2) have been achieved in this SnSe-based memristive electronic synapse. The switching between Mode 1 and Mode 2 can be realized by a series of voltage sweeping and programmed pulses. The formation and recovery of Sn vacancies were believed to induce the short-term memristive behaviour, and the joint action of Ag filament formation/rupture and Schottky barrier modulation can be the origin of long-term memristive behaviour. DFT calculations were performed to further illustrate how Ag atoms and Sn vacancies diffuse through the SnSe layer and form filaments. The successful emulation of synaptic functions by the layered chalcogenide memristor fabricated by the PLD method suggests the application potential in future neuromorphic computers.

term potentiation (LTP), spiking-rate-dependent plasticity (SRDP), and spike-timing-dependent plasticity (STDP), have been emulated by memristors.^{5,8-14} However, those that mimic both LTP and STP in the same memristor device have rarely been reported.^{9,14-16} For the learning and computing processes of neuromorphic computers, both LTP and STP are important as LTP is desirable for the memory function, while STP is indispensable for complex and temporal data analyses, which may highly improve the efficiency and reduce the resource occupation by less important data.¹⁷⁻²⁰ Therefore, an electronic synapse possessing both LTP and STP properties should be able to offer the advantages of device scaling and circuit configuration simplification.

Although various materials have been employed in a memristive artificial synapse, $^{9,21-26}$ the utilization of innovative twodimensional (2D) materials has attracted increasing interest recently.^{12,15,27-29} Due to their special geometric structure, weak interlayer interaction, and special electronic and optical properties, 2D materials have revealed potential in both transparent and flexible memristor devices and memristors with enhanced performance. For example, by inserting atomic layer graphene in the ITO/ZnO/ITO structure, enhanced reliability was obtained with the suppressed variation of high-resistance states.⁷ The printable Ag/MoS₂–MoO_x/Ag structure exhibited an on/off

[&]quot;Department of Applied Physics, The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong. E-mail: jiyan.dai@polyu.edu.hk

^bCollege of Physics, Chongqing University, Chongqing 401331, P. R. China

[†] Electronic supplementary information (ESI) available: Cross-section SEM image, cycle-to-cycle and device-to-device variability, endurance and retention property, *I-V* curves with increasing compliance current and sweep voltage range, resistance dependence on pulse amplitude and width, TEM images displaying the Ag diffusion and schematic illustration of the resistive switching behaviour. See DOI: 10.1039/c9na00447e

Paper

ratio $>10^6$, low operating voltage <0.2 V, and good bending fatigue resistance. However, the fabrication method of 2D materials is still a big challenge. Mechanical exfoliation and chemical vapor deposition (CVD) have been mainly employed to fabricate 2D material-based memristor devices. Low efficiency, poor uniformity, and scalability of the exfoliation method is obviously not compatible with industrial applications. Although large-area 2D materials can be fabricated by CVD method, the high temperature (>1000 °C) process is not industrycompatible. Thus, the exploration of the fabrication method of 2D materials, which is scalable and industry-compatible, is still highly desirable.

Recently, SnSe layered 2D structure came to our sight as a memristor candidate since it has been investigated as a supercapacitor, photo detector, and in thermoelectric devices.³⁰⁻³⁴ Stoichiometric SnSe has a high resistance and low-density of intrinsic defects.³⁵ These properties make SnSe memory device multifunctional by integration of light sensitivity and ability to harvest energy from heat (SnSe possesses a narrow band gap and good thermoelectric property). In this work, a layered SnSe film made by scalable pulsed laser deposition (PLD) method was employed as the functional layer of the memristor. Both longterm and short-term memristive behaviours were obtained in the Ag/SnSe/NSTO device. The emulation of short-term potentiation, long-term potentiation and depression, SRDP and STDP as a synaptic emulator has been achieved in this SnSe-based memristor. The underlying mechanism for the dual mode memristor was illustrated with DFT calculation.

Results and discussion

The structure of the SnSe film was studied by means of Raman spectroscopy, transmission electron microscopy (TEM), scanning electron microscopy (SEM), atomic force microscopy (AFM), and X-ray diffraction (XRD). The Raman spectrum of the SnSe film is shown in Fig. 1a, where the peaks at 109, 130, and 150 \mbox{cm}^{-1} correspond to the B_g and two A_g modes of SnSe, respectively.36 The cross-sectional images of the SnSe/NSTO structure observed by TEM and SEM are shown in Fig. 1b and S1.† The flat surface and clear lattice fringes suggest very good quality of the SnSe film, where the lattice spacing of 11.6 Å is the $d_{(100)}$ of SnSe. These results indicate that the SnSe film is epitaxially deposited on the NSTO substrate along the *a*-axis. The morphology of the SnSe film observed by AFM (Fig. 1c) exhibits square sheet-like islands stacked layer by layer, indicating the layer-island growth mode. The typical height of the steps measured from the AFM image of about 0.59 \pm 0.03 nm corresponds to the interlayer spacing along the *a*-axis (2/a); this further proves the *a*-axis epitaxial growth of SnSe film. Fig. 1d shows the XRD pattern of the SnSe film, where a strong SnSe (400) peak can be identified, suggesting good crystallinity with a preferred [100] growth orientation of the film. Therefore, we



Fig. 1 (a) Raman spectrum of the SnSe film on the NSTO substrate. The insets show the SnSe crystal structure along the *b* and *c* axes. (b) TEM image of the cross-section of the SnSe/NSTO structure. The inset displays high-resolution TEM image of the highlighted area with a yellow square. (c) Topography of the SnSe film on the NSTO structure. The images on the top are the AFM pictures in 5 and 2 μ m area, respectively. The inset curve shows the step profile along the black dot line in the AFM image. The images on the bottom are the 3D profile and the corresponding phase image of the 2 μ m area, respectively. (d) XRD results of the SnSe/NSTO structure.

conclude that the SnSe film fabricated by the PLD method can be regarded as a high-quality layered 2D material.

Electrical measurement was carried out on the SnSe/NSTO structure as shown in Fig. 2a and the typical I-V curves are shown in Fig. 2b. The dual mode resistive switching behaviours with both gradually changed resistance (Mode 1) and abruptly reduced resistance (Mode 2) can be obtained in the device. The two modes can be switched by altering the I-V scan directions (from positive to negative or from negative to positive). It is worth noting that Mode 1 often needs an activation operation such as a forming process with a forming voltage in the range of 1.0 to 2.5 V, which the volatile behaviour does not need. The memory properties of both resistive switching behaviours were investigated by resistance retention measurement, as shown in Fig. 2c. It is apparent that Mode 1 is non-volatile and shows good retention of both the high resistive state (HRS) and low resistive state (LRS) in the time range of 1000 s. The LRS of Mode 2 is volatile. It can only be retained for 1 s and then is gradually switched to HRS. The non-volatile and volatile resistive switching behaviours can be regarded as long-term and short-term memory, respectively.

The memristive behaviour of Mode 1 and Mode 2 can be transformed to each other through voltage sweep and pulse operation, as shown in Fig. 2d, where one can see that Mode 1 changes to Mode 2 due to a sudden reset process during positive sweeping. In the second cycle, the resistance jumps from the previous high resistive state of the first cycle (HRS₁) to a higher resistive state HRS₂ during positive voltage sweeping, and then drops to a relatively lower and volatile resistive state (LRS₂) during negative voltage sweeping, indicating the transition from Mode 1 in the first cycle to Mode 2. A series of pulses can also realize the transition as shown in Fig. 2e. Beginning at LRS, the resistance changes through two processes when applying the pulse series with alternate polar and increased amplitudes. Under pulses with amplitudes within 1.5 to 1.8 V, the resistance increases under positive pulses and decreases under negative pulses; this indicates a negative setting process corresponding to Mode 2. The device switched to Mode 1 when the pulse amplitude is further increased.

The transition from Mode 2 to Mode 1 can also be achieved by voltage sweeping, as shown in Fig. 2f. As mentioned above, Mode 1 needs an activation process with larger voltage. As a result, increasing the maximum positive sweeping voltage and compliance current may realize the transition from Mode 2 to Mode 1. However, a training process may be needed to stabilize the memory behaviour after the transition process.

The volatile memory property and plasticity operation of Mode 2 behaviour were further investigated. As shown in Fig. 3a, a series of set processes were performed with increasing compliance currents and it is obvious that the volatile LRS



Fig. 2 (a) Schematic diagram of the device structure and experimental configuration. (b) Typical I-V curves indicating two kinds of resistive switching behaviours. From the pink curve, when the negative voltage scan was applied first, the current suddenly jumps to 10^{-5} A during the negative voltage sweeping and returns to 10^{-7} A after the negative voltage is resumed to 0 V. On the contrary, according to the blue curve, when the voltage sweep starts from the positive side, the current gradually increases with increased positive voltage and retains the high conductive state even when the voltage sweeps back to the negative side. (c) Retention properties of Modes 1 and 2. The blue and pink dots show the HRS and LRS evolution after the set and reset process of Mode 1, while the gray dots exhibit the LRS evolution after the set process of Mode 2. (d) The I-V process of transition from Mode 1 to Mode 2. The first I-V curve in blue shows the I-V behaviour of Mode 1. Then, the second cycle in pink displays the change to Mode 2. (e) Transition between Mode 1 and Mode 2 induced by pulse series. When the positive and negative pulse series from ± 1 V were applied, obvious resistance changes appear until the pulse amplitude is increased to 1.5 V. The resistance increases under the positive pulse series and decreases under the negative pulse series before -1.8 V pulses are applied. With increasing pulse amplitude from 1.8 V, the resistance further increases and then decreases under positive pulses. (f) The I-V process of transition from Mode 2 to Mode 1. The first pink curve shows the original short-term memory behaviour. The second blue curve shows the transition to long-term memory behaviour. The arrows indicate the direction of voltage sweep.

Paper



Fig. 3 (a) *I–V* curves of the set process for short-term memory with varying compliance current. Increasing the low resistive state can be obtained while the compliance current increases. (b) Resistance retention properties after the set processes with different compliance current and cycle numbers. When increasing the compliance current from 200 μ A to 1 mA or even without the compliance current, the retention time of the volatile LRS increases from less than 0.1 s to 1 s. Increasing the cycle number can greatly increase the retention time from 1 s to 10 s. The differences between the original resistances of the retention data must be attributed to the degradation during the delay time between the set process and retention measurement. (c) The *I–V* sweeps from 0 to –1 V 5 times. Increase in the current can be observed on increasing the cycle number.

(resistance read from the back-sweeping I-V curves) reduces when the compliance current increases. The resistance retention behaviour after these set processes is displayed in Fig. 3b. One can see that the retention time increases when the compliance current increases. Subsequently, five cycles of I-Vsweeping with different time intervals were performed. As shown in Fig. 3c, with a very short interval time (several milliseconds, which is confined by the instrument), the original HRS gradually decreases with cycle number, while it does not show any change with a longer interval time of several seconds. The potentiation and relaxation behaviours depending on interval time obviously indicate the presence of STP in the Ag/SnSe/ NSTO/In device. The cycle-to-cycle and device-to-device variability of the short-term memory behaviour of the SnSe-based memristor is shown in Fig. S2.† It can be found that some of the devices repeat the *IV* curves well with the cycles, while the others show a variation in the set voltages. The device-to-device variability is not very good with varying high resistive state and set voltages, suggesting that the film uniformity needs to be further improved.

It is worth noting that the pulse width during the five cycles is much less than the former operations; this causes the obvious current decrease in the first cycle compared to that in Fig. 3a. Compared to the retention property of the resistance after 1 cycle and 5 cycles as shown in Fig. 3b, more cycles with longer sweeping time greatly increase the retention time from 1 s to 10 s. This dependence of the relaxation process on time and amount of charges (related to the compliance current) is usually due to the conducting nanofilament disruption and therefore, suggests a filament induced resistive switching mechanism.¹⁵

Investigations on Mode 1 of the device was also performed. Fig. 4a shows the typical *I-V* curves with a forming process, where stable and repeatable switching can be obtained in 50 cycles. The device-to-device variability of long-term memory behaviour the SnSe-based devices was studied in more than 5 cells with more than 5 cycles per cell, as shown in Fig. S3.† All the devices displayed good cycle-to-cycle repeatability. However, both HRS and LRS varied by more than one magnitude, which indicates a rather large device-to-device variability. The retention and endurance property at room temperature are also measured and are shown in Fig. S4.† The resistance of HRS varies slightly while that of LRS gradually degrades with time. It is worth noting that the LRS is read after the set process without the compliance current and the read voltage is 0.5 V. No degradation was observed in the endurance test within >10⁵ switching pulse cycles (± 2 V, 1 μ s).

By repeating the process of set and reset, as shown in Fig. 4b, one can see that the current increases gradually during the positive voltage sweeps, while it gradually reduces during the negative voltage sweeps. This memristive behaviour can be attributed to the growth and dissolution of silver islands^{37,38} and gradually changed the oxygen vacancies' concentration at the interface; this mechanism will be discussed later.

Fig. 4c shows the conductance modulation, which can represent the change in the weight in synaptic simulations, of the memory cell in the Ag/SnSe/NSTO/In device by pulse series. It is apparent that the conductance is strengthened by positive pulses and weakened by negative pulses, representing the potentiation and depression of the synaptic weight.³⁹ Besides the sweep cycle and pulse number, the conductance or resistance of the device can be tuned by the compliance current, reset voltage, pulse amplitude, and width as well (shown in Fig. S5†), so the multilevel conductance can be easily obtained. Fig. 4d displays the retention property of the multiple conductance in 100 s. The degradation behaviour of the conductance can be attributed to the ion dynamics induced filament dissolution.

Synaptic plasticity, which represents the strength of the connection between two neuron cells, is an important function



Fig. 4 (a) Typical I-V curves of long-term memory behaviour for 50 cycles with a forming process shown in pink curve. (b) I-V sweep cycles from 0 to 1 V for 6 cycles and then 0 to -1 V for 4 cycles. (c) Conductance evolution with increasing pulse number. (d) Conductance varying with time in 100 s. (e) Synaptic weight changes with increasing pulse numbers and interval time. The inset shows the pulses applied for the measurement. (f) Synaptic weight changes with relative timing of the pre-spike and post-spike. The solid lines show the exponential fitting results. The left inset is the schematic of a biological synapse, while the right one shows the shapes of pre-spike and post-spike, which is applied on the Ag and NSTO electrode, respectively.

in the learning and memory process. It was emulated in the device, as shown in Fig. 4e, where the spiking rate influence on the synaptic weight can be described as SRDP.⁴⁰ One can see that by applying a pulse of 1.3 V with pulse-to-pulse intervals from 1 ms to 5 s, the conductance of the memristor increases in a varying rate. For the sequence of interval shorter than 10 ms, the conductance increases in a similar slope, while on further increasing the intervals, the conductance increases more slowly and eventually saturates at the interval of 5 s. This result successfully demonstrates the SRDP behaviour, *i.e.*, the weight enhancement is influenced by the rate of applied pulses.

On the other hand, the STDP rule works by adjusting the synaptic plasticity through relative timing of a neuron's input and output spikes.⁴¹ For a synapse, if the pre-spike precedes the post-spike, the connection between the neurons becomes stronger and long-term potentiation occurs.42 If the post-spike precedes the pre-spike, the connection becomes weaker and long-term depression occurs. In Fig. 4f, Δt is defined as the interval time between pre- and post-synaptic spikes with the amplitude of 1.3 V and width of 100 μ s, and the change in the synaptic weight $\Delta \omega$ is defined as $(G_2 - G_1)/G_1$, where G_1 and G_2 are the conductance obtained before and after the pulse pairs are removed, respectively. It was found that irrespective of positive or negative Δt , the conductance shows negative correlation with Δt , *i.e.*, when Δt increases, the absolute value of $\Delta \omega$ decreases. Therefore, STDP property is successfully mimicked in the Ag/SnSe/NSTO structure.

In order to find out the underlying mechanism responsible for the memristive behaviour, the device structures of Au/SnSe/ NSTO/In and Ag/SnSe/Pt were studied for comparison, and the results are shown in Fig. 5. As neither active metal electrode nor oxide functional material exists in the Au/SnSe/NSTO/In device, the switching behaviour could be induced by variation in the Schottky barrier caused by the oxygen vacancies' redistribution at the SnSe/NSTO interface.43 As shown in Fig. 5a, the Au/SnSe/ NSTO/In device exhibits similar I-V curves with the Ag/SnSe/ NSTO/In device. However, the on/off ratio of the Ag/SnSe/ NSTO structure is larger than that of the Au/SnSe/NSTO structure. The different R_{HRS} could be attributed to the work function difference of silver and gold electrodes, which results in higher Schottky barrier at the SnSe/NSTO interface. On the other hand, as shown in Fig. 5b, the I-V curve of the Ag/SnSe/Pt device shows abrupt set and reset processes. The bipolar resistive switching of the Ag/SnSe/Pt device matches well with the mechanism of metal redox induced filament formation and rupture. Due to the ultralow set and reset voltages, which are about 0.2 and -0.3 V, respectively, the Ag filament formation and rupture processes are inevitable in the resistive switching of the Ag/ SnSe/NSTO/In device. The formation and rupture of the Ag filament in SnSe was observed by TEM as shown in Fig. S6.† Moreover, both the resistances at HRS and LRS of the Ag/SnSe/ Pt device are lower than those of the Ag/SnSe/NSTO/In device and the resistance difference between the HRS of the two devices is larger than that between LRS, indicating the effect of coexistence of filament and interface in the Ag/SnSe/NSTO/In device, as illustrated in Fig. S7a and b.†

As a result, the resistive switching of the non-volatile e Mode 1 in the Ag/SnSe/NSTO/In device is induced by the joint action of Ag filament formation/rupture and interface effect involving the redistribution of oxygen vacancies. Furthermore, since the



Fig. 5 I-V curves of 50 cycles in (a) Au/SnSe/NSTO/In and (b) Ag/SnSe/Pt devices.

volatile Mode 2 is activated by negative electric field at a relatively high resistance state, the Ag from the top electrode and O^{2-} from NSTO involved in the redox process can be excluded. The creation and recovery of Sn vacancies may be responsible for the volatile behaviour, as illustrated in Fig. S7c.[†] Due to the fast recovery of Sn vacancies, which results in short retention time, the transition from volatile Mode 2 to non-volatile Mode 1 often needs merely a forming process. However, slight structural destruction is inevitable due to fast switching and thermal effect. Mode 1 switched from Mode 2 may be unstable and needs a training process to be stabilized, as mentioned before. On the other hand, the transition from Mode 1 to Mode 2 is relatively harder since a large amount of silver ions are injected into the SnSe film to form the filament, making the structural destruction more serious. Therefore, more voltage sweeping cycles and pulse series are needed to further destroy the Ag filament and increase the resistance of the SnSe film.

To further illustrate the formation of the filament across the SnSe layers, density functional theory (DFT) calculations were performed to evaluate the possibility of Sn-vacancy and Ag migrations in SnSe. Because of the large number of atoms when considering multiple layers of SnSe together with the computationally intensive nudged elastic band (NEB) calculations, which considers multiple images of the structure, we studied migrations on (and across) a single layer of SnSe. We do not expect the presence of additional layers to significantly change the activation barriers computed on a single layer. We identified two intercalated sites between the layers of bulk SnSe corresponding to two equivalent adsorbed sites on the monolayer. We validated that the low energy intercalated site of Ag in bulk SnSe, corresponding to Ag making 3 bonds with Sn and 1 bond with Se in a tetragonal manner, is also the low energy adsorbed (and equivalent) site on the monolayer, corresponding to a pyramidal geometry for which the Sn bond to the upper layer is missing. The two possible adsorption sites



Fig. 6 (a-c) The minimum energy path and activation energy for an Ag atom crossing SnSe layer via 3 paths. (d) The minimum energy path of Sn-vacancy migration in the SnSe layer.

 $\ensuremath{\text{Table 1}}$ Activation energy (in eV) corresponding to the barriers presented in Fig. 6

| | $E_{\rm A}^1$ | $E_{\rm A}^2$ | $E_{\rm A}^3$ | $E_{ m A}^4$ |
|---------|---------------|---------------|---------------|--------------|
| Path #1 | 0.27 | 0.27 | 0.36 | |
| Path #2 | 0.25 | 0.46 | _ | |
| Path #3 | 0.25 | 0.25 | 0.58 | 0.25 |
| Sn-vac | 0.29 | _ | | _ |

on monolayer SnSe are labelled by the number and nature of the dominant bond with Ag and are represented in Fig. 6. Therefore, the ground state adsorption site discussed above represents a 2Sn site and the second lowest energy site represents a 2Se site.

We computed the energy required for a silver atom to cross the layer of SnSe. If we consider the initial and final adsorption sites of Ag to be its ground state 2Sn, cross-layer diffusion can be achieved via 3 different paths. Path #1 represents the direct migration of Ag between two 2Sn sites, on each side of the SnSe layer (Fig. 6a). We note that the corresponding potential energy surface presents two minima, when the Ag atom is located inside the layer of SnSe. This type of interstitial site, inside the monolayer, has been observed previously in 2D materials.44 The activation energy of the barrier to overcome so as to achieve cross-layer diffusion represent 0.27, 0.27, and 0.36 eV. Path #2 is two-folds and corresponds to Ag first migrating from the low energy 2Sn site to 2Se, on the same side of the monolayer (0.25 eV), followed by the cross-layer diffusion from 2Se to 2Sn, on the other side of the monolayer (Fig. 6b). This last transition represents an activation barrier of 0.46 eV. Finally, path #3 is 3-folds, starting with identical 2Sn to 2Se transition as in path #2, followed by the cross-layer diffusion from 2Se to 2Se on the other side of the layer, and the transition from 2Se to 2Sn (Fig. 6c). The second step includes a local minimum inside the single layer of SnSe. The final step is the mirror PES of the first step. The activation energies of path #3 are 0.25, 0.25, 0.58, and 0.25 eV, respectively. We also computed the minimum energy path of Snvacancy migration and found the activation energy of 0.29 eV (Fig. 6d). The activation barriers are reported Table 1.

These DFT calculations indicate that crossing a layer of SnSe is possible with an average energy barrier of 0.36 \pm 0.12 eV, which is within the distribution of activation energy of common ReRAM based on Cu migration in amorphous dielectrics.45 Although path #1 includes multiple barriers to overcome, it represents the most probable cross-layer diffusion path because of the corresponding low activation energies. However, we found that Sn-vacancy migration energy is even lower than that for Ag cross-layer diffusion. Therefore, DFT calculations predict that the principal migration mechanism at low voltage is dominated by vacancy diffusion whereas Ag migration and cross-layer diffusion are indeed possible and energetically similar than those at the origin of switching in common ReRAM. These results suggest that dual mechanisms can exit in the same structure of Au/SnSe/NSTO/ In.

Conclusions

A high-quality layered SnSe film fabricated by scalable PLD method was utilized as a functional layer of memristors. Synaptic functions STP and LTP and transition of short-term and long-term memory have been obtained in the layered SnSe-based memristor device. Supported by DFT calculations, Sn vacancy migration and Ag filament formation across the layers of SnSe are believed to be responsible for the short-term and long-term behaviour, respectively. The scalable PLD method used in SnSe film fabrication indicates the industrial application potential of 2D materials. The controllable transition between the short-term and long-term memory behaviour may provide a path to design a multifunctional memory-storage compounded device for future energy-efficient neuromorphic computing or displaying application.

Experimental

Material preparation and device fabrication

The SnSe film with a thickness of \sim 50 nm was deposited by pulsed laser deposition (PLD) method on a commercially available 5 mm × 5 mm Nb-doped STO(001) substrate (Nb concentration is 0.7%). The deposition temperature was 330 °C and the background pressure was $5 imes 10^{-6}$ Torr. A KrF excimer laser was used as the laser source, with the energy of 270 mJ and repetition of 1 Hz. The distance between the substrate and the SnSe target was 30 mm. After that, the silver electrode was deposited on the film with a magnetron sputtering system. The deposition was performed at room temperature under the Ar pressure of 4.7 mTorr. With the help of a metal mask, the silver electrode with a diameter of 100 μ m and thickness of ~100 nm was obtained. In order to facilitate the electric measurement. the In bottom electrode was pressed on the bottom of the NSTO substrate, thus constructing ohmic contact at the NSTO/In interface.

Material characterization and electronic property measurement

The structure of the SnSe/NSTO device was measured with X-ray diffraction (XRD) (Rigaku SmartLab) and transmission electron microscopy (TEM) (JEOL 2100 F). The morphology and current map of the films was obtained with the atomic force microscope (Asylum Research MFP 3D Infinity). The electrical performance and synaptic plasticity emulation were performed at room temperature with an Arc One measurement instrument. Electric field was applied on the Ag electrode with the NSTO electrode grounded.

DFT calculation

DFT calculations were performed with VASP^{27,46} within the generalized gradient approximation proposed by Perdew, Burke, and Ernzerhof.⁴⁷ We used Grimme's DFT-D3 method⁴⁸ to correct for the van der Waals interaction poorly described by standard DFT. For all the DFT calculations, we used a kinetic energy cutoff of 500 eV and a *k*-mesh of $2 \times 2 \times 1$. Convergence

View Article Online Nanoscale Advances

was achieved when energy and forces reached a minimum value of 1×10^{-7} eV and 1×10^{-6} eV, respectively. For NEB calculation, we use looser convergence criteria of 1×10^{-5} eV and 5×10^{-2} eV Å⁻¹ for energy and force, respectively. All the calculations include spin polarization.

Conflicts of interest

There are no conflicts to declare.

Acknowledgements

This work was supported by the RGC Grant (No. 15309416), the Hong Kong Polytechnic University Strategic Importance Project (No. 1-ZE25), and internal grant 1-BBAF. We thank the Hong Kong Polytechnic University and the department of Applied Physics for the computing resources. X. Zhou acknowledges financial support from National Natural Science Foundation of China (NSFC) (Grant No. 11674040, 11904039) and the Fundamental Research Funds for the Central Universities (Grant no. 2018CDQYWL0048, 106112017CDJQJ308821, and 2018CDPTCG0001/26).

References

- V. Mnih, K. Kavukcuoglu, D. Silver, A. A. Rusu, J. Veness, M. G. Bellemare, A. Graves, M. Riedmiller, A. K. Fidjeland, G. Ostrovski, S. Petersen, C. Beattie, A. Sadik, I. Antonoglou, H. King, D. Kumaran, D. Wierstra, S. Legg and D. Hassabis, *Nature*, 2015, **518**, 529–533.
- D. Silver, A. Huang, C. J. Maddison, A. Guez, L. Sifre, G. van den Driessche, J. Schrittwieser, I. Antonoglou, V. Panneershelvam, M. Lanctot, S. Dieleman, D. Grewe, J. Nham, N. Kalchbrenner, I. Sutskever, T. Lillicrap, M. Leach, K. Kavukcuoglu, T. Graepel and D. Hassabis, *Nature*, 2016, **529**, 484–489.
- 3 T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri and B. Linares-Barranco, *Front. Neurosci.*, 2013, 7, 2.
- 4 S. Hamdioui, S. Kvatinsky, G. Cauwenberghs, L. Xie, N. Wald, S. Joshi, H. M. Elsayed, H. Corporaal and K. Bertels, In *Proceedings of the Conference on Design, Automation & Test in Europe*, European Design and Automation Association, 2017, pp. 722–731.
- 5 Z. Wang, S. Joshi, S. E. Savel'ev, H. Jiang, R. Midya, P. Lin, M. Hu, N. Ge, J. P. Strachan, Z. Li, Q. Wu, M. Barnell, G. L. Li, H. L. Xin, R. S. Williams, Q. Xia and J. J. Yang, *Nat. Mater.*, 2017, **16**, 101–108.
- 6 L. Chua, IEEE Trans. Circuit Theory, 1971, 18, 507-519.
- 7 J. J. Yang, D. B. Strukov and D. R. Stewart, *Nat. Nanotechnol.*, 2013, **8**, 13–24.
- 8 Y. Babacan and F. Kaçar, AEU International Journal of Electronics and Communications, 2017, 73, 16-22.
- 9 T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J. K. Gimzewski and M. Aono, *Nat. Mater.*, 2011, **10**, 591–595.
- 10 L. Q. Zhu, C. J. Wan, L. Q. Guo, Y. Shi and Q. Wan, Nat. Commun., 2014, 5, 3158.

- 11 S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder and W. Lu, *Nano Lett.*, 2010, **10**, 1297–1301.
- 12 A. A. Bessonov, M. N. Kirikova, D. I. Petukhov, M. Allen, T. Ryhanen and M. J. Bailey, *Nat. Mater.*, 2015, 14, 199–204.
- 13 T. Chang, S.-H. Jo, K.-H. Kim, P. Sheridan, S. Gaba and W. Lu, *Appl. Phys. A: Mater. Sci. Process.*, 2011, **102**, 857–863.
- 14 T. Chang, S. H. Jo and W. Lu, ACS Nano, 2011, 5, 7669-7676.
- 15 Y. Shi, X. Liang, B. Yuan, V. Chen, H. Li, F. Hui, Z. Yu, F. Yuan, E. Pop, H. S. P. Wong and M. Lanza, *Nat. Electron.*, 2018, 1, 458–465.
- 16 X. M. Zhang, S. Liu, X. L. Zhao, F. C. Wu, Q. T. Wu, W. Wang, R. R. Cao, Y. L. Fang, H. B. Lv, S. B. Long, Q. Liu and M. Liu, *IEEE Electron Device Lett.*, 2017, 38, 1208–1211.
- 17 M. H. Hennig, Front. Comput. Neurosci., 2013, 7, 45.
- 18 S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. di Nolfo, S. Sidler, M. Giordano, M. Bodini, N. C. P. Farinha, B. Killeen, C. Cheng, Y. Jaoudi and G. W. Burr, *Nature*, 2018, **558**, 60–67.
- 19 T. Natschlager, W. Maass and A. Zador, *Netw. Comput. Neural Syst.*, 2001, **12**, 75–87.
- 20 C. Du, F. X. Cai, M. A. Zidan, W. Ma, S. H. Lee and W. D. Lu, *Nat. Commun.*, 2017, 8, 2204.
- 21 S. Kim, S. Choi, J. Lee and W. D. Lu, *ACS Nano*, 2014, 8, 10262–10269.
- 22 Z. Wang, M. Yin, T. Zhang, Y. Cai, Y. Wang, Y. Yang and R. Huang, *Nanoscale*, 2016, **8**, 14015–14022.
- 23 C. Du, W. Ma, T. Chang, P. Sheridan and W. D. Lu, *Adv. Funct. Mater.*, 2015, **25**, 4290–4299.
- 24 R. Berdan, E. Vasilaki, A. Khiat, G. Indiveri, A. Serb and T. Prodromakis, *Sci. Rep.*, 2016, **6**, 18639.
- 25 E. Covi, S. Brivio, M. Fanciulli and S. Spiga, *Microelectron. Eng.*, 2015, 147, 41–44.
- 26 W. Xu, H. Cho, Y. H. Kim, Y. T. Kim, C. Wolf, C. G. Park and T. W. Lee, *Adv. Mater.*, 2016, 28, 5916–5922.
- 27 H. Tian, W. Mi, X. F. Wang, H. Zhao, Q. Y. Xie, C. Li, Y. X. Li,
 Y. Yang and T. L. Ren, *Nano Lett.*, 2015, 15, 8013–8019.
- 28 V. K. Sangwan, H. S. Lee, H. Bergeron, I. Balla, M. E. Beck, K. S. Chen and M. C. Hersam, *Nature*, 2018, 554, 500.
- 29 H. Tian, W. T. Mi, H. M. Zhao, M. A. Mohammad, Y. Yang, P. W. Chiu and T. L. Ren, *Nanoscale*, 2017, 9, 9275–9283.
- 30 C. L. Zhang, H. H. Yin, M. Han, Z. H. Dai, H. Pang, Y. L. Zheng, Y. Q. Lan, J. C. Bao and J. M. Zhu, ACS Nano, 2014, 8, 3761–3770.
- 31 N. R. Mathews, Sol. Energy, 2012, 86, 1010-1016.
- 32 W. J. Baumgardner, J. J. Choi, Y. F. Lim and T. Hanrath, J. Am. Chem. Soc., 2010, 132, 9519–9521.
- 33 L. D. Zhao, S. H. Lo, Y. Zhang, H. Sun, G. Tan, C. Uher, C. Wolverton, V. P. Dravid and M. G. Kanatzidis, *Nature*, 2014, **508**, 373–377.
- 34 Y. Li, X. Shi, D. Ren, J. Chen and L. Chen, *Energies*, 2015, 8, 6275–6285.
- 35 C.-L. Chen, H. Wang, Y.-Y. Chen, T. Day and G. J. Snyder, *J. Mater. Chem. A*, 2014, **2**, 11171–11176.
- 36 H. R. Chandrasekhar, R. G. Humphreys, U. Zwick and M. Cardona, *Phys. Rev. B: Solid State*, 1977, 15, 2177–2183.
- 37 Q. Liu, J. Sun, H. Lv, S. Long, K. Yin, N. Wan, Y. Li, L. Sun and M. Liu, *Adv. Mater.*, 2012, 24, 1844–1849.

- 38 Y. Yang, P. Gao, S. Gaba, T. Chang, X. Pan and W. Lu, *Nat. Commun.*, 2012, **3**, 732.
- 39 Z. Q. Wang, H. Y. Xu, X. H. Li, H. Yu, Y. C. Liu and X. J. Zhu, *Adv. Funct. Mater.*, 2012, 22, 2759–2765.
- 40 H. Markram, A. Gupta, A. Uziel, Y. Wang and M. Tsodyks, *Neurobiol. Learn. Mem.*, 1998, **70**, 101–112.
- 41 S. Ghosh-Dastidar and H. Adeli, *Int. J. Neural Syst.*, 2009, **19**, 295–308.
- 42 R. Kempter, W. Gerstner and J. L. Van Hemmen, *Phys. Rev. E: Stat. Phys., Plasmas, Fluids, Relat. Interdiscip. Top.*, 1999, **59**, 4498.
- 43 D. Cooper, C. Baeumer, N. Bernier, A. Marchewka, C. La Torre, R. E. Dunin-Borkowski, S. Menzel, R. Waser and R. Dittmann, *Adv. Mater.*, 2017, **29**, 1700212.

- 44 T. H. Lee, H. G. Hwang, J. U. Woo, D. H. Kim, T. W. Kim and S. Nahm, *ACS Appl. Mater. Interfaces*, 2018, **10**, 25673–25682.
- 45 D. Xie, J. Jiang, W. Hu, Y. He, J. Yang, J. He, Y. Gao and Q. Wan, *ACS Appl. Mater. Interfaces*, 2018, **10**, 25943–25948.
- 46 Q. A. Vu, Y. S. Shin, Y. R. Kim, V. L. Nguyen, W. T. Kang,
 H. Kim, D. H. Luong, I. M. Lee, K. Lee, D. S. Ko, J. Heo,
 S. Park, Y. H. Lee and W. J. Yu, *Nat. Commun.*, 2016, 7, 12725.
- 47 Y. He, Y. Yang, S. Nie, R. Liu and Q. Wan, *J. Mater. Chem. C*, 2018, **6**, 5336–5352.
- 48 K. Nagashima, T. Yanagida, M. Kanai, U. Celano, S. Rahong,
 G. Meng, F. W. Zhuge, Y. He, B. H. Park and T. Kawai, *Appl. Phys. Lett.*, 2013, 103, 173506.