



## Parallel Nanoimaging using an Array of 30 Heated Microcantilevers

Journal:	<i>RSC Advances</i>
Manuscript ID:	RA-ART-04-2014-002853.R1
Article Type:	Paper
Date Submitted by the Author:	12-May-2014
Complete List of Authors:	Seong, Myunghoon; University of Illinois at Urbana-Champaign, Mechanical Science and Engineering Somnath, Suhas; University of Illinois at Urbana-Champaign, Mechanical Science and Engineering Kim, Hoe; University of Illinois at Urbana-Champaign, Mechanical Science and Engineering King, William; University of Illinois at Urbana-Champaign, Mechanical Science and Engineering

# Parallel Nanoimaging using an Array of 30 Heated Microcantilevers

Myunghoon Seong, Suhas Somnath, Hoe Joon Kim, and William P. King\*

*Department of Mechanical Science and Engineering, University of Illinois at Urbana-  
Champaign, Urbana, IL 61801*

\*[wpk@illinois.edu](mailto:wpk@illinois.edu); Telephone: +1-217-244-3864; Fax: +1-217-244-6534

## ABSTRACT

A key limitation of atomic force microscopy (AFM) is the size of the measurement area and the speed with which this area can be measured. Cantilever arrays have the potential to increase the measurement area and speed compared to single cantilevers, although the integration and use of cantilever arrays is still not widespread. We report integration of an array of 30 individually addressable cantilevers into a commercial AFM. Each cantilever has an integrated resistive heater-thermometer that can measure nanometer-scale topography by tracking the cantilever heat flow. Parallel imaging with this AFM array can acquire an image of size  $0.510 \text{ mm} \times 0.425 \text{ mm}$ , much larger than typical AFM images. We acquired a 9.05 million-pixel image in 256 seconds at a cantilever scan speed of  $226 \text{ }\mu\text{m}/\text{sec}$  with noise-limited vertical resolution of  $1.21 \text{ nm}$  and pixels of size  $72.15 \text{ nm} \times 351.5 \text{ nm}$ . This throughput is more than two orders of magnitude larger than conventional AFM measurements.

**Keywords:** Atomic force microscope (AFM), cantilever, array, nanotopography, high-speed imaging.

## 1. Introduction:

The atomic force microscope (AFM) is widely used to probe surfaces at the nanometer scale<sup>1, 2</sup>, typically realized as a single cantilever tip. Multi-cantilever AFM has been proposed to improve the throughput (measurement speed and area) of AFM, for example in applications such as maskless nanolithography<sup>3-5</sup>, material property analysis<sup>6-9</sup>, high density data storage<sup>10, 11</sup>, and high throughput biological measurements<sup>12, 13</sup>. Using an array of microcantilevers in parallel can greatly improve the measurement area and speed of AFM compared to single cantilevers<sup>10, 14</sup>. However, the independent and simultaneous operation of multiple cantilevers in the array remains a challenge.

A typical single-cantilever AFM employs an optical-lever setup, with a laser beam reflecting off of the cantilever and onto a detector<sup>1, 2</sup>. While this configuration is relatively easy to implement and provides high quality nanometer-scale measurements, it cannot be easily scaled up to large cantilever arrays due to the complexity in the optical setup, signal processing, and restrictions on cantilever geometries<sup>15, 16</sup>. One approach to realizing large cantilever arrays uses cantilevers with embedded deflection sensors; for example arrays of cantilevers with embedded topography sensors such as piezoresistive strain sensors<sup>3, 17, 18</sup> or heater-thermometers<sup>4, 10, 11, 19, 20</sup> have been used for topography imaging<sup>10, 11, 19, 21</sup>, manufacturing<sup>4, 19, 20</sup>, and data storage<sup>10, 11</sup>.

There still remain many challenges to the scale-up and application of cantilever arrays. Some publications report only modest improvements in throughput due to limitations in the topography sensing physics, AFM hardware, data acquisition and processing. The performance and scalability of arrays employing optical sensing techniques are fundamentally limited by the uniformity of the illumination source and strict requirements in the cantilever and substrate geometry. However, instrumentation limitations such as the need to build custom AFMs, complex optics, speed and resolution of the camera sensor, and signal processing software currently limit the array throughput<sup>12, 22, 23</sup>. Issues such as poor cantilever designs, rudimentary homemade AFMs, and non-optimal topography sensing electronics, challenge the performance of arrays with embedded sensors<sup>24, 25</sup>. The throughput advantage of cantilever arrays can be fully realized by optimizing component and system level design parameters to maximize

array performance<sup>19</sup>. The design parameters include the topography sensor, cantilever and array geometry, AFM, physical adapters, electronics, control systems, data acquisition systems, and signal processing. This paper describes the integration of an array of 30 heated cantilevers into a commercial AFM to perform high speed and parallel topography imaging.

## 2. Array Fabrication and Calibration:

Figure 1 shows the main steps in batch fabricating an array of 30 heated cantilevers. The fabrication process is similar to previously published procedures for fabricating heated cantilevers,<sup>26, 27</sup> modified here to accommodate the large number of cantilevers and their electrical interconnects. The fabrication process started with a 100 mm-diameter silicon-on-insulator wafer with a 5  $\mu\text{m}$ -thick silicon device layer, a 1  $\mu\text{m}$ -thick buried oxide layer, and a 500  $\mu\text{m}$ -thick silicon handle layer. First, the cantilever anchor beams and tip cylinders were shaped via inductively coupled plasma deep reactive ion etching (ICP-DRIE). Next, the tips were formed via a HNA (hydrofluoric acid 2%, nitric acid 95%, acetic acid 3%) isotropic wet etch and sharpened through dry oxidation<sup>28</sup>. The U-shaped cantilever was formed via ICP-DRIE until the buried oxide layer was exposed. The cantilever free-end was lightly doped ( $\sim 10^{17} \text{ cm}^{-3}$ ) with phosphorus to form the resistive heater while the cantilever legs and anchors were heavily doped ( $\sim 10^{20} \text{ cm}^{-3}$ ) with phosphorus to form current pathways such that the heater dissipated over 90% of cantilever power<sup>26</sup>. Electrical contacts that interfaced with the high-doped anchor beams were formed by sputtering 300 nm of gold with 10 nm of chromium as an adhesion layer, and patterning the leads via liftoff. The cantilevers were released by ICP-DRIE through the backside of the silicon handle layer followed by etching the sacrificial layer of silicon dioxide using hydrofluoric acid. A single 100 mm wafer produced 48 arrays of 30 heated cantilevers and 140 single heated cantilevers with the overall yield of 90% or higher.

Figure 2(a-b) show scanning electron microscope (SEM) images of an array of 30 heated cantilevers. A single array chip is 4.8 mm wide and 7 mm long. The tip-to-tip spacing between adjacent cantilevers is 85  $\mu\text{m}$ . This spacing corresponds to the maximum distance that our AFM scanner can accommodate, such

that each cantilever tip will scan over its own field. A total of 60 metal leads, two for each cantilever, connect the cantilever anchor beams to  $180 \times 180 \mu\text{m}^2$  metal pads for electrical access to each cantilever. The inset in figure 2(b) shows a zoomed view of a single cantilever. Each cantilever is about  $1 \mu\text{m}$ -thick, has legs that are  $100 \mu\text{m}$  long and  $20 \mu\text{m}$  wide, and a heater of size  $14 \times 20 \mu\text{m}^2$ . The cantilever stiffness is about  $0.65 \text{ N/m}$  with a resonant frequency of about  $50 \text{ kHz}$ . Each cantilever free-end has a sharp tip having an apex radius of about  $20 \text{ nm}$  and height of about  $1.5 \mu\text{m}$ .

We characterized the electrical and thermal properties of a cantilever array to enable the precise electro-thermal operation of the cantilevers. Figure 3(a) shows the steady cantilever heater temperature and electrical resistance as functions of total cantilever power. We calibrated the cantilever heater temperature by measuring the Stokes peak shift using a Renishaw InVia Raman microscope which is capable of spatial resolution near  $1 \mu\text{m}$  and temperature measurement accuracy of about  $1\%$ <sup>29</sup>. The cantilever electrical resistance increases with temperature since the electrical resistivity of doped silicon is temperature dependent<sup>30</sup>. The cantilevers have a positive temperature coefficient of resistance up to a heater temperature of about  $500 \text{ }^\circ\text{C}$ . Figure 3(b) shows the average cantilever current and resistance as functions of the applied cantilever voltage for all 30 cantilevers in the array. The error bars show the standard deviation in the measurements and the variation in the cantilever current and resistance are less than  $1.6\%$  and  $4.8\%$  respectively. These variations in cantilever properties arise from variations in the cantilever thicknesses due to limitations in the fabrication process. The trends shown in figure 3(b) are consistent for five different sets of measurements.

### 3. Experiments:

Figure 4 shows the hardware used to integrate cantilever arrays into a commercial AFM, an Asylum Research MFP-3D SA. Two custom printed circuit boards (PCBs) provided electrical access to the cantilevers while a custom AFM holder served as the connection adapter to the AFM. The array chip was glued onto the array adapter circuit board and the electrical leads on the array chip were wire-bonded to corresponding pads on the PCB. We cut the base of the standard AFM holder in the shape of the array

adapter board and secured the board to the holder using screws <sup>19</sup>. The modified AFM holder was mounted in the AFM. A 60 pin flex cable connected the array adapter circuit board to the array heating circuit board. The heating circuit for each cantilever consisted of the cantilever in series with a current-limiting sense resistor. Each heating circuit was controlled independently using dedicated data acquisition system (DAQ; National Instruments PXI 6368 and PXI 6733) channels to supply a constant voltage to the circuit and to measure the voltage across the sense resistor. A Labview program controlled the heating bias for each circuit and acquired the thermal topography signals in parallel.

Figure 5 shows the concept of thermal topography imaging using heated cantilevers <sup>31</sup>. The majority of the heat generated in the cantilever heater region flows to the substrate via conduction through the air between the cantilever and the substrate. The heat flow from the cantilever varies inversely with the thickness of the air-gap. When a constant voltage is applied to the cantilever circuit, the cantilever temperature varies inversely causing the cantilever voltage to vary with the distance between the cantilever and the substrate. Thus, the substrate topography can be measured by tracking the changes in the cantilever voltage as the cantilever scans the substrate. Since the thermal conductivity of air is at least two orders of magnitude smaller than that of most substrate materials, the thermal nanoimaging is not affected by the thermal conductivity of the substrate.

The cantilever temperature signal can be used to level the cantilever array onto a substrate <sup>19, 32</sup>. The cantilever temperatures and cantilever voltages drop rapidly as the cantilevers are brought closer to the substrate. The cantilever voltages drop slowly once the cantilevers snap into the substrate. The misalignment of the array can be measured by tracking the positions at which the tips snap into the substrate in the cantilever voltage signals. The array is leveled onto the substrate by adjusting the tilt of the AFM head until all cantilevers contacted the substrate simultaneously. Figure 5(b) shows the cantilever voltages upon successful leveling of the array. This technique obviates the need for the laser-photodetector setup used to engage cantilevers onto the substrate in typical AFMs.

In order to fully explore the imaging capabilities of our cantilever array, we designed and fabricated a special substrate which includes many microscale and nanoscale features. Figure 6 shows the (a) design

and (b) SEM image of the substrate, the design of which was based on the University of Illinois seal. The pattern consisted of three layers of nanostructures that were 25 nm, 35 nm, and 50 nm in height. The widths of the nanostructures ranged from 0.4 to 5.4  $\mu\text{m}$ . The substrate was fabricated by growing a 110 nm thick layer of silicon oxide through dry oxidation followed by two steps of photolithography and  $\text{CHF}_3$  reactive ion etching. The area within each black square represents the scan area for each cantilever which is limited by the scan range of the AFM stage to  $90 \mu\text{m} \times 90 \mu\text{m}$ . Since the tip-to-tip spacing of the array is 85  $\mu\text{m}$ , the one dimensional  $1 \times 30$  cantilever array can effectively image a continuous  $90 \mu\text{m} \times 2550 \mu\text{m}$  area simultaneously. Thus, the  $510 \mu\text{m} \times 425 \mu\text{m}$  substrate pattern was sliced into 6 rows which were placed end-to-end to form a  $85 \mu\text{m} \times 2550 \mu\text{m}$  pattern that matches the imaging capability of the array.

Each cantilever simultaneously scanned the substrate in contact-mode AFM, at a scanning speed of 226  $\mu\text{m}/\text{sec}$ . We used the AFM force feedback on one cantilever in the middle of the array and minimized the force set-point to minimize tip-wear. The integral gain was reduced to 0.25 to ensure that the AFM force control only compensated for the out-of-plane slope of the substrate and did not respond to topographic structures on the substrate. The cantilevers were heated to about 450  $^\circ\text{C}$  by supplying a constant heating voltage. The thermal signals from each cantilever were simultaneously acquired by the DAQ at a sampling rate of 250 kHz. 80 raw data samples were averaged using a software routine to produce one topography pixel. The resulting 30 images were stitched together in a two-dimensional format to produce a composite AFM image.

Figure 7 shows a  $510 \mu\text{m} \times 425 \mu\text{m}$  ( $0.22 \text{ mm}^2$ ) AFM image of the substrate acquired simultaneously using the 30 cantilever array within 256 seconds. Each cantilever acquired a  $1248 \times 256$  pixel image and the composite image has  $7072 \times 1209$  pixels or 9.05 million pixels. The image has pixels of size 72.15 nm  $\times$  351.5 nm. This is a 678X improvement in throughput over conventional AFM which involves a single cantilever scanning the substrate at a scan speed of 10  $\mu\text{m}/\text{sec}$ . The vertical lines in figure 7 are artifacts that occur when the tips momentarily lose contact with the substrate due to the low tip force set-point and the high scan speed.

Figure 8 shows consecutively expanded views of the AFM scan, scanning electron micrographs of the corresponding areas, and a line-scan view of a single scan. The thermal topography images show artifacts at the edges of vertical features typical of raw, unprocessed thermal topography signals<sup>19, 31</sup>. Thermal topography sensitivity is the change in the cantilever voltage per unit change in the topography height while the noise-limited vertical resolution is the smallest vertical displacement that can be resolved in the thermal topography signal. The topography sensitivity is 3.34 mV/nm and the noise-limited vertical resolution is 1.21 nm. The thermal topography signal was divided by the thermal topography sensitivity to obtain a height signal. The heights derived from the thermal signal match well with those from the laser-deflection signal with less than 1 nm error. Figure 9 compares the isometric views of the thermal AFM data and the corresponding SEM data. While both imaging techniques can provide high-resolution top-down views of millimeter-scale areas, only the thermal AFM image provides precise height information of the sub-100 nm tall nanostructures on the substrate.

#### 4. Discussion:

Successful nanoimaging using cantilever arrays requires the optimization of several design choices at the component and system levels. Here we describe design considerations in the array geometry, force control, electronics, and software based on the constraints imposed by the AFM, DAQ, and the cantilever characteristics.

We fabricated the array with a cantilever pitch (85  $\mu\text{m}$ ) less than the scan range of the AFM (90  $\mu\text{m}$ ) so that we could acquire a continuous 90  $\mu\text{m} \times 2700 \mu\text{m}$  image of the substrate in one scan. In our previous work, we used an array of 5 cantilevers having a pitch of 110  $\mu\text{m}$  which required us to scan more than once to acquire a continuous image of the substrate resulting in additional data acquisition and processing to form the composite image<sup>19</sup>. When an array of closely spaced cantilevers is heated, heat flows between adjacent cantilevers resulting in an unwanted cantilever temperature rise. This thermal crosstalk is negligible when cantilevers are operated near a substrate, since more than 98% of the cantilever heat flows into the substrate and the array chip instead of adjacent cantilevers<sup>27</sup>. Moreover,



since all cantilevers are operated at about the same temperature in thermal nanoimaging, the net heat flow between adjacent cantilevers is negligible. Closed loop control of cantilever temperature can be used to compensate any thermal crosstalk between cantilevers<sup>19, 33</sup>.

The imaging experiments involved a tradeoff between tip-wear and tip-substrate traction. Since the cantilevers in the array do not have integrated actuators for force control, the remnant error from the array leveling process causes the cantilevers at the ends of the array to apply non-optimal tip-forces. The extent of error in the tip-force scales with the size of the array. Furthermore, the cantilevers in 30-cantilever array were 6 X stiffer (0.6 N/m) than those in our 5-cantilever array (0.1 N/m) due to limitations in the fabrication process. Thus, we operated the array with a force set-point that minimized tip-wear at the cost of tip-substrate traction. Figures 7-9 show data acquired after the array scanned the substrate 37 times with different tip force set-points and scan speeds of 50 - 250  $\mu\text{m}/\text{sec}$ . The tip wear is noticeable in fig. 8 where the thermal topography features are wider than the actual features.

Currently, the imaging resolution and speed are limited by our measurement equipment. The limit on lateral resolution is governed by the tip radius (20 nm), and the vertical resolution is limited by the electronic noise of the cantilever ( $2 \mu\text{V Hz}^{-1/2}$ ). Heated cantilevers and cantilever arrays can image surfaces at scan speeds up to 1 mm/sec without any deterioration in the thermal topography<sup>19</sup>. Compliant heated cantilevers enable fast scan speeds with minimal damage to the tip, substrate and without losing contact with the substrate<sup>19</sup>. Oversampling and post-processing the thermal topography signal became a necessity due to the inherent noise (10 mV) and the lack of built-in filtering in the measurement equipment. Although our DAQ is capable of acquiring data at 2 MHz, we were able to sample the thermal topography signals only at 250 kHz due to limitations in the DAQ software. Due to this restriction, we chose to improve the vertical resolution at the cost of scan speed and lateral resolution.

The array technology reported here can be scaled to much larger cantilever arrays by making some modifications at the system and component levels. First, the cantilevers would be configured as a compact 2D array instead of long 1D array to match the geometry of common substrates. Complex through-wafer vias become necessary to maintain a high areal density of cantilevers in 2D arrays, and to prevent

wirebonds from interacting with the substrate or ionic liquid mediums<sup>10, 17</sup>. The leveling technique used in this work can be extended to 2D arrays. Second, cantilever multiplexing techniques would have to be employed to cut down the number of data acquisition channels and wire-bonds necessary to interface with the arrays. Third, automated electronics would be necessary to acquire, parse, and filter data in real-time. High order low-pass filters could be used in lieu of oversampling and averaging data samples to improve topography resolution and to alleviate data acquisition problems. Fourth, cantilever stiffness should be minimized to minimize tip wear. Furthermore, the cantilevers could be integrated with ultrananocrystalline diamond tips to significantly lower tip wear and tip fouling compared to standard silicon tips<sup>34, 35</sup>. We note that it should still be possible to operate large 2D cantilevers in a commercial AFM without altering any component besides the cantilever holder.

The same array technology developed in this work could be used to improve the throughput of other applications of heated cantilevers such as material property measurement<sup>6</sup>, nanomanufacturing<sup>19, 20, 36-38</sup>, or data storage<sup>10</sup> through parallel and independent operation of cantilevers. Similar design ideologies can be used for cantilever arrays with different embedded sensors such as piezoresistive strain sensors<sup>3, 39</sup>. Finally, such array technology can be scaled to larger cantilever arrays to enable wafer-scale metrology and manufacturing thereby encouraging the widespread adoption of AFM in industry.

**5. Conclusions:**

We report the integration of a  $1 \times 30$  array of heated cantilevers into a commercial AFM to perform parallel topography imaging. The array was fabricated based on a procedure used to fabricate single heated cantilevers. The thirty cantilevers in the array show nearly identical electro-thermal characteristics. Custom circuit boards were built and used to electronically interface with the array. The array acquired a  $0.51 \text{ mm} \times 0.43 \text{ mm}$  AFM image of a substrate at  $226 \text{ } \mu\text{m}/\text{sec}$  with  $1.21 \text{ nm}$  vertical resolution. The same array integration architecture can be used for nanomanufacturing and calorimetric applications.

**Acknowledgements:**

This work was supported by the NSF Center for Chemical-Electrical-Mechanical Manufacturing Systems, NSF CMMI 10-68723, and DARPA TBN.

**List of figures:**

**Figure 1:** Fabrication process flow for (a-e) a single cantilever and (f-j) an array of 30 heated cantilevers.

Fabrication begins with a silicon-on-insulator (SOI) wafer. (a,f) Anchor and tip cylinder formation via inductively coupled plasma deep reactive etching (ICP-DRIE). (b,g) Tip formation via oxidation sharpening and cantilever formation using ICP-DRIE. (c,h) Low dosage and high dosage phosphorous doping steps. (d,i) Gold metallization for electrical contacts. (e,j) Backside ICP-DRIE and hydrofluoric acid wet etch for the final device release.

**Figure 2:** Scanning electron micrographs of an array of 30 heated microcantilevers. (a) Top-down view of the array chip showing the 60 aluminum leads and contact pads corresponding to the 30 cantilevers. (b) Isometric view of the array chip and expanded views of a few cantilevers. (Insets) Zoomed views for a single cantilever and cantilever tip apex.

**Figure 3:** Electrothermal properties of the cantilever array. (a) Cantilever heater temperature and electrical resistance as a function of cantilever power for a single cantilever in the array. (b) Cantilever current and electrical resistance as a function of cantilever voltage. The average current and resistance for all 30 cantilevers is plotted with the standard deviation plotted as the error bars.

**Figure 4:** Array integration hardware. The array was glued and wire-bonded to the array adapter printed circuit board (PCB) having electrical leads leading to a flex-cable connector. The array adapter PCB was secured onto a custom AFM holder which was mounted in the AFM. A flex-cable connected the array adapter PCB to heating circuit board that interfaced with the individual cantilever heating circuits and the data acquisition system (DAQ). The heating circuit for each cantilever consisted of the cantilever in series with a current-limiting sense resistor.

**Figure 5:** (a) Principle for thermal topography sensing. The thermal conductance from the cantilever varies inversely with the cantilever-substrate distance. The substrate topography is measured by tracking changes in the cantilever temperature signal. (b) Array leveling using the cantilever thermal signals. Cantilever voltages decrease rapidly as the cantilevers near the substrate and the voltages decrease slowly as the cantilevers push against the substrate. The array tilt is adjusted until all

cantilevers contact the substrate simultaneously causing the voltage signals of the cantilevers to overlap. The graphs show voltage signals from selected cantilevers and the cantilevers are numbered from left to right in the 30-cantilever array.

**Figure 6:** Substrate used to demonstrate parallel topography imaging. (a) Schematic of the substrate pattern consisting of three layers of different heights. The 2D substrate pattern was sliced into 6 rows which were laid end-to-end such that each cantilever imaged a unique portion of the substrate simultaneously. (b) Scanning electron micrographs of the substrate with silicon oxide nanostructures.

**Figure 7:** A  $0.510 \text{ mm} \times 0.425 \text{ mm}$  composite AFM image consisting of 9.05 million pixels, acquired simultaneously with 30 cantilevers. The array scanned the substrate in contact-mode AFM at  $226 \mu\text{m}/\text{sec}$  and the image was acquired in 256 seconds. Each cantilever scanned a  $90 \mu\text{m} \times 90 \mu\text{m}$  area and the resulting 30 scans were stitched to make the complete image.

**Figure 8:** (a) Successively expanded AFM topography images and corresponding scanning electron micrographs from fig. 7 showing the high lateral resolution of the AFM image. Each topography pixel of the image is of size  $72.15 \text{ nm} \times 351.5 \text{ nm}$ . (b) Laser-deflection based height and the thermal topography signals at a section of the substrate shown in (a) (top-left AFM image). The noise-limited vertical resolution of the thermal signal is 1.21 nm.

**Figure 9:** Isometric views of the substrate in fig. 7 obtained using the thermal AFM image and SEM. The thermal AFM image provides precise height information of sub-100 nm tall nanostructures unlike the SEM image.

**References:**

1. G. Binnig, C. Quate and C. Gerber, *Phys. Rev.*, 1986, **56**, 930-933.
2. S. Alexander, L. Hellemans, O. Marti, J. Schneir, V. Elings, P. K. Hansma, M. Longmire and J. Gurley, *J. Appl. Phys.*, 1989, **65**, 164-167.
3. S. C. Minne, J. D. Adams, G. Yaralioglu, S. R. Manalis, A. Atalar and C. F. Quate, *Appl. Phys. Lett.*, 1998, **73**, 1742-1744.
4. A. S. Basu, S. McNamara and Y. B. Gianchandani, *J Vac Sci Technol B*, 2004, **22**, 3217-3220.
5. K. Salaita, Y. Wang, J. Fragala, R. A. Vega, C. Liu and C. A. Mirkin, *Angew. Chem. Int. Ed.*, 2006, **45**, 7220-7223.
6. B. A. Nelson and W. P. King, *Rev. Sci. Instrum.*, 2007, **78**, 023702-023708.
7. M. P. Nikiforov, S. Jesse, A. N. Morozovska, E. A. Eliseev, L. T. Germinario and S. V. Kalinin, *Nanotechnology*, 2009, **20**, 395709.
8. S. Jesse, M. P. Nikiforov, L. T. Germinario and S. V. Kalinin, *Appl. Phys. Lett.*, 2008, **93**, 073104.
9. E. Dillon, K. Kjoller and C. Prater, *Microscopy Today*, 2013, **21**, 18-24.
10. P. Vettiger, G. Cross, M. Despont, U. Drechsler, U. Durig, B. Gotsmann, W. Haberle, M. Lantz, H. Rothuizen and R. Stutz, *IEEE T. Nanotechnology*, 2002, **1**, 39-55.
11. D. W. Lee, T. Ono, T. Abe and M. Esashi, *J Microelectromech S*, 2002, **11**, 215-221.
12. M. Favre, J. Polesel-Maris, T. Overstolz, P. Niedermann, S. Dasen, G. Gruener, R. Ischer, P. Vettiger, M. Liley, H. Heinzelmann and A. Meister, *J Mol Recognit*, 2011, **24**, 446-452.
13. F. Loizeau, T. Akiyama, S. Gautsch, A. Meister, P. Vettiger and N. F. de Rooij, *Micro & Nano Letters, IET*, 2012, **7**, 301-305.
14. D. Lange, T. Akiyama, C. Hagleitner, A. Tonin, H. R. Hidber, P. Niedermann, U. Stauffer, N. F. de Rooij, O. Brand and H. Baltes, Parallel scanning AFM with on-chip circuitry in CMOS technology, Orlando, Florida, USA, 1999.

15. H. Lang, R. Berger, C. Andreoli, J. Brugger, M. Despont, P. Vettiger, C. Gerber, J. Gimzewski, J. Ramseyer and E. Meyer, *Appl. Phys. Lett.*, 1998, **72**, 383-385.
16. W. Koelmans, J. Van Honschoten, J. de Vries, P. Vettiger, L. Abelmann and M. Elwenspoek, *Nanotechnology*, 2010, **21**, 395503.
17. E. M. Chow, H. T. Soh, H. C. Lee, J. D. Adams, S. C. Minne, G. Yaralioglu, A. Atalar, C. F. Quate and T. W. Kenny, *Sensor. Actuat A-Phys.*, 2000, **83**, 118-123.
18. J. Polesel-Maris, L. Aeschimann, A. Meister, R. Ischer, E. Bernard, T. Akiyama, M. Giazzon, P. Niedermann, U. Staufer, R. Pugin, N. F. d. Rooij, P. Vettiger and H. Heinzelmann, *Journal of Physics: Conference Series*, 2007, **61**, 955.
19. S. Somnath, H. J. Kim, H. Hu and W. P. King, *Nanotechnology*, 2014, **25**, 014001.
20. K. M. Carroll, X. Lu, S. Kim, Y. Gao, H.-J. Kim, S. Somnath, L. Polloni, R. Sordan, W. P. King, J. E. Curtis and E. Riedo, *Nanoscale*, 2014, **6**, 1299-1304.
21. S. McNamara, A. S. Basu, J. H. Lee and Y. B. Gianchandani, *J Micromech Microeng*, 2005, **15**, 237.
22. T. Sulchek, R. J. Grow, G. G. Yaralioglu, S. C. Minne, C. F. Quate, S. R. Manalis, A. Kiraz, A. Aydine and A. Atalar, *Appl. Phys. Lett.*, 2001, **78**, 1787-1789.
23. L. Sache, H. Kawakatsu, Y. Emery and H. Bleuler, *Journal of Physics: Conference Series*, 2007, **61**, 668.
24. A. Gaitas and P. French, *Sensor. Actuat. A-Phys.*, 2012, **186**, 125-129.
25. A. Schneider, R. H. Ibbotson, R. J. Dunn and E. Huq, *Microelectron. Eng.*, 2011, **88**, 2390-2393.
26. J. Lee, T. Beechem, T. Wright, B. Nelson, S. Graham and W. King, *J Microelectromech S*, 2006, **15**, 1644-1655.
27. H. J. Kim, Z. Dai and W. P. King, *J Micromech Microeng*, 2013, **23**, 025001.
28. A. Folch, M. S. Wrighton and M. A. Schmidt, *J. Microelectromech. S.*, 1997, **6**, 303-306.
29. T. Beechem, S. Graham, S. P. Kearney, L. M. Phinney and J. R. Serrano, *Rev. Sci. Instrum.*, 2007, **78**, 061301.

30. B. W. Chui, M. Asheghi, Y. S. Ju, K. E. Goodson, T. W. Kenny and H. J. Mamin, *Microscale Thermophys. Eng.*, 1999, **3**, 217-228.
31. K. Kim, K. Park, J. Lee, Z. Zhang and W. King, *Sensor. Actuat. A-Phys.*, 2007, **136**, 95-103.
32. M. Lutwyche, C. Andreoli, G. Binnig, J. Brugger, U. Drechsler, W. Haberle, H. Rohrer, H. Rothuizen, P. Vettiger, G. Yaralioglu and C. Quate, *Sensor. Actuat. A-Phys.*, 1999, **73**, 89-94.
33. S. Somnath, E. A. Corbin and W. P. King, *IEEE Sensors J.*, 2011, **11**, 2664-2670.
34. H. J. Kim, N. Moldovan, J. R. Felts, S. Somnath, Z. Dai, T. D. B. Jacobs, R. W. Carpick, J. A. Carlisle and W. P. King, *Nanotechnology*, 2012, **23**, 495302.
35. J. H. Bae, T. Ono and M. Esashi, *Appl. Phys. Lett.*, 2003, **82**, 814.
36. P. Sheehan, L. Whitman, W. King and B. Nelson, *Appl. Phys. Lett.*, 2004, **85**, 1589.
37. R. Szoszkiewicz, T. Okada, S. C. Jones, T.-D. Li, W. P. King, S. R. Marder and E. Riedo, *Nano Lett.*, 2007, **7**, 1064-1069.
38. X. F. Wang, D. A. Bullen, J. Zou, C. Liu and C. A. Mirkin, *J Vac Sci Technol B*, 2004, **22**, 2563-2567.
39. C. D. Joseph and L. P. Beth, *J Micromech Microeng*, 2012, **22**, 095012.






Figure 1: Fabrication process flow for (a-e) a single cantilever and (f-j) an array of 30 heated cantilevers. Fabrication begins with a silicon-on-insulator (SOI) wafer. (a,f) Anchor and tip cylinder formation via inductively coupled plasma deep reactive etching (ICP-DRIE). (b,g) Tip formation via oxidation sharpening and cantilever formation using ICP-DRIE. (c,h) Low dosage and high dosage phosphorous doping steps. (d,i) Gold metallization for electrical contacts. (e,j) Backside ICP-DRIE and hydrofluoric acid wet etch for the final device release.

529x918mm (96 x 96 DPI)




Figure 2: Scanning electron micrographs of an array of 30 heated microcantilevers. (a) Top-down view of the array chip showing the 60 aluminum leads and contact pads corresponding to the 30 cantilevers. (b) Isometric view of the array chip and expanded views of a few cantilevers. (Insets) Zoomed views for a single cantilever and cantilever tip apex.  
847x338mm (150 x 150 DPI)




Figure 3: Electrothermal properties of the cantilever array. (a) Cantilever heater temperature and electrical resistance as a function of cantilever power for a single cantilever in the array. (b) Cantilever current and electrical resistance as a function of cantilever voltage. The average current and resistance for all 30 cantilevers is plotted with the standard deviation plotted as the error bars.

304x474mm (300 x 300 DPI)




Figure 4: Array integration hardware. The array was glued and wire-bonded to the array adapter printed circuit board (PCB) having electrical leads leading to a flex-cable connector. The array adapter PCB was secured onto a custom AFM holder which was mounted in the AFM. A flex-cable connected the array adapter PCB to heating circuit board that interfaced with the individual cantilever heating circuits and the data acquisition system (DAQ). The heating circuit for each cantilever consisted of the cantilever in series with a current-limiting sense resistor.

324x742mm (300 x 300 DPI)




Figure 5: (a) Principle for thermal topography sensing. The thermal conductance from the cantilever varies inversely with the cantilever-substrate distance. The substrate topography is measured by tracking changes in the cantilever temperature signal. (b) Array leveling using the cantilever thermal signals. Cantilever voltages decrease rapidly as the cantilevers near the substrate and the voltages decrease slowly as the cantilevers push against the substrate. The array tilt is adjusted until all cantilevers contact the substrate simultaneously causing the voltage signals of the cantilevers to overlap. The graphs show voltage signals from selected cantilevers and the cantilevers are numbered from left to right in the 30-cantilever array. 958x1689mm (96 x 96 DPI)




Figure 6: Substrate used to demonstrate parallel topography imaging. (a) Schematic of the substrate pattern consisting of three layers of different heights. The 2D substrate pattern was sliced into 6 rows which were laid end-to-end such that each cantilever imaged a unique portion of the substrate simultaneously. (b) Scanning electron micrographs of the substrate with silicon oxide nanostructures.

176x493mm (300 x 300 DPI)



Figure 7: A 0.510 mm × 0.425 mm composite AFM image consisting of 9.05 million pixels, acquired simultaneously with 30 cantilevers. The array scanned the substrate in contact-mode AFM at 226  $\mu\text{m}/\text{sec}$  and the image was acquired in 256 seconds. Each cantilever scanned a 90  $\mu\text{m}$  × 90  $\mu\text{m}$  area and the resulting 30 scans were stitched to make the complete image.  
536x676mm (96 x 96 DPI)




Figure 8: (a) Successively expanded AFM topography images and corresponding scanning electron micrographs from fig. 7 showing the high lateral resolution of the AFM image. Each topography pixel of the image is of size 72.15 nm  $\times$  351.5 nm. (b) Laser-deflection based height and the thermal topography signals at a section of the substrate shown in (a) (top-left AFM image). The noise-limited vertical resolution of the thermal signal is 1.21 nm.  
878x720mm (96 x 96 DPI)







Figure 9: Isometric views of the substrate in fig. 7 obtained using the thermal AFM image and SEM. The thermal AFM image provides precise height information of sub-100 nm tall nanostructures unlike the SEM image.

434x665mm (150 x 150 DPI)