

# Journal of Materials Chemistry C

Accepted Manuscript



This is an *Accepted Manuscript*, which has been through the Royal Society of Chemistry peer review process and has been accepted for publication.

*Accepted Manuscripts* are published online shortly after acceptance, before technical editing, formatting and proof reading. Using this free service, authors can make their results available to the community, in citable form, before we publish the edited article. We will replace this *Accepted Manuscript* with the edited and formatted *Advance Article* as soon as it is available.

You can find more information about *Accepted Manuscripts* in the [Information for Authors](#).

Please note that technical editing may introduce minor changes to the text and/or graphics, which may alter content. The journal's standard [Terms & Conditions](#) and the [Ethical guidelines](#) still apply. In no event shall the Royal Society of Chemistry be held responsible for any errors or omissions in this *Accepted Manuscript* or any consequences arising from the use of any information it contains.

# Solution-processed p-type copper oxide thin-film transistors fabricated by using one-step vacuum annealing technique

Jianmin Yu,<sup>a)</sup> Guoxia Liu,<sup>a)</sup> Ao Liu,<sup>a)</sup> You Meng,<sup>a)</sup> Byoungchul Shin,<sup>b)</sup> Fukai Shan<sup>a)ξ</sup>

<sup>a)</sup>College of Physics and Lab of New Fiber Materials and Modern Textile, Growing Base for State Key Laboratory, Qingdao University, Qingdao 266071, China

<sup>b)</sup>Electronic Ceramics Center, DongEui University, Busan 614-714, Korea

## ABSTRACT

Copper oxide ( $\text{Cu}_x\text{O}$ ) thin films were fabricated on  $\text{SiO}_2/\text{Si}$  substrates by using solution process. The coated  $\text{Cu}_x\text{O}$  gel films were treated using vacuum annealing method at various temperatures (400-700 °C). The X-ray diffraction results indicated that the vacuum annealing technique was effective to transform  $\text{CuO}$  into  $\text{Cu}_2\text{O}$ . The atomic force microscopy images showed that the mean grain size and the surface roughness of the resulting films increased with increasing annealing temperature. To verify the possibility of the  $\text{Cu}_x\text{O}$  thin films as channel layers, the bottom gate structured thin film transistors (TFTs) were integrated. The electrical properties of the as-fabricated  $\text{Cu}_x\text{O}$  TFTs were improved with increasing processing temperature from 400 to 600 °C. The 600 °C-annealed  $\text{Cu}_x\text{O}$  TFT exhibited the best electrical performances, including a low threshold voltage of -3.2 V, a large field-effect mobility of  $0.29 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , a small subthreshold swing of 0.8 V/dec, and an on/off current ratio of  $1.6 \times 10^4$ , respectively. However, with increasing annealing temperature further, the electrical properties of the  $\text{Cu}_x\text{O}$  TFT were degraded dramatically. These results suggest that solution-processed  $\text{Cu}_x\text{O}$  TFTs achieved from one-step vacuum annealing technique could potentially be used for high-performance p-type electronic devices, which represents a great step towards the further development of low-cost and all-oxide CMOS electronics.

## 1. Introduction

Compared with the conventional amorphous silicon (a-Si)-based thin film transistors (TFTs), oxide-based TFTs have received much attention because of their superior electrical properties and high optical transparencies in the visible range.<sup>1</sup> Until now, few studies have been carried out for the fabrication of p-type oxide TFTs compared to the n-type oxide TFTs because of the lack of p-type oxide semiconductors and the difficulty in high-quality thin film growth.<sup>2,3</sup>

<sup>ξ</sup> Corresponding author: [fukaishan@yahoo.com](mailto:fukaishan@yahoo.com)

This undoubtedly limited the application of oxide-based TFTs and prevented the implementation of the complementary logic-based transparent electronics.<sup>4,5</sup>

To address these issues, since 2008, several works based on p-type oxide TFTs have been reported, including NiO,<sup>6</sup> Cu<sub>2</sub>O,<sup>7</sup> CuO,<sup>8</sup> and SnO.<sup>9</sup> However, the fabricated p-type oxide TFTs generally exhibited inferior electrical performances compared with those n-type oxide TFTs.<sup>10-12</sup> This is mainly attributed to the strongly localized valence band edge of oxides, which is due to the large electro-negativity of oxygen in the valence band (VB) region. For this reason, the hole effective mass becomes very large and the field-effect mobility is low compared to the n-type oxide semiconductors.<sup>4,12</sup> Among various p-type candidates, Cu<sub>2</sub>O is one of the most promising p-type oxide semiconductors, which has been successfully considered as the low-cost and non-toxicity material for solar cell and rectifier diode applications. Meanwhile, Cu<sub>2</sub>O is a direct-gap p-type oxide semiconductor with a bandgap of 2.0-2.6 eV, exhibiting a high hole mobility exceeding 100 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>.<sup>13</sup> The hole transport properties in Cu<sub>2</sub>O are attributed to the energetically favorable electron accepting defects (copper vacancies, V<sub>Cu</sub>) and the dominant Cu 3d character near the valence band maximum (VBM).<sup>3,4,14</sup> The latter leads to a more dispersive VB compared to other oxide semiconductors, particularly electron-transporting ones which strongly feature the localizing O 2p character near their VBM.<sup>5,14</sup> Therefore, Cu<sub>2</sub>O could lead to a small hole effective mass and hence improve hole transporting properties.<sup>5</sup>

In the previous works, the fabrication of Cu<sub>2</sub>O TFTs are mainly based on complex vacuum-based deposition techniques such as radio-frequency (rf) sputtering and pulsed laser deposition (PLD).<sup>3,12,15</sup> Although the vacuum-based deposition methods have their own advantages, the high fabrication cost and large-area device uniformity undoubtedly restrict their applications.<sup>16</sup> In contrast, solution-based fabrication techniques possess advantages over vacuum-based ones, including printability, large-area fabrication possibility, and low-cost characteristics.<sup>17</sup> To this end, solution-based techniques could potentially offer a genuine alternative processing method for the manufacturing of large-area microelectronics based on oxide semiconductors.<sup>11,18</sup> Recently, Kim *et al.* successfully achieved solution-processed p-channel Cu<sub>2</sub>O TFTs for the first time.<sup>19</sup> In that work, a pre-annealing process in nitrogen atmosphere was carried out to obtain the metallic Cu film. Subsequently, a post-annealing process was developed in various oxygen partial pressures to prepare Cu<sub>x</sub>O thin films. However, the two-step annealing process and the poor electrical properties (e.g. on-off current ratio~10<sup>2</sup>) undoubtedly increases the complexity and limits the application in

high-performance electronics. In contrast, one-step vacuum annealing process has been demonstrated to be an effective and straight method for reducing CuO to Cu<sub>2</sub>O by Sohn *et al.*<sup>20,21</sup> The effect of vacuum annealing is to increase the concentration of oxygen vacancies and to remove the chemisorbed oxygen.<sup>22</sup> During the phase transition from CuO to Cu<sub>2</sub>O, the free energy change of the transformation moves the boundary and the out-diffusion of oxygen occurs along the moving phase boundary.<sup>23,24</sup>

It is known that the carrier concentration and transport properties of metal-oxide thin films, derived from molecular precursor solutions, are strongly dependent on the preparation conditions, including annealing conditions and the precursor solution concentration.<sup>10,16,25</sup> However, the annealing effects on the electrical properties of the solution-processed p-type oxide TFTs have never been explored before. In this report, the p-type Cu<sub>x</sub>O thin films were synthesized by using a solution process and the vacuum annealing process was employed to prepare Cu<sub>x</sub>O thin films at various temperatures. The effect of vacuum annealing temperature on the structural and electrical properties of the Cu<sub>x</sub>O thin films and the TFT devices were investigated systematically.

## 2. Experiment section

### 2.1 Synthesis of oxide precursor solution

Copper acetate monohydrate [Cu(COOCH<sub>3</sub>)<sub>2</sub> H<sub>2</sub>O, 99%, Aldrich] was used as the metal cation precursor. A 0.1 M precursor solution was prepared by dissolving Cu(COOCH<sub>3</sub>)<sub>2</sub> H<sub>2</sub>O in *N, N*-dimethylformamide (C<sub>3</sub>H<sub>7</sub>NO, 99%, Aldrich) under ambient condition. The 0.2 M ethanalamine (C<sub>2</sub>H<sub>7</sub>NO, 98%, Aldrich) was then added to the solution as a stabilizer. The mixed solution was stirred continuously and kept at 60 °C for 1 h to enhance hydrolysis.

### 2.2 Fabrication of Cu<sub>x</sub>O TFTs

The heavily-doped n-type Si (resistivity ~ 0.001 Ω·cm) with a 150-nm thermally grown SiO<sub>2</sub> was used as the substrate and the dielectric layer. The substrates were cleaned with acetone, ethanol, and deionized water in ultrasonic washer for 10 min and dried by nitrogen gun subsequently. Finally, the substrates were exposed under oxygen plasma to enhance the hydrophilicity.

The Cu<sub>x</sub>O precursor solution was filtered through a 0.22 μm polytetrafluoroethylene (PTFE) syringe filter and then spun on the hydrophilic Si substrates at 5000 rpm for 30 s. After spin coating, the thin films were dried at 200 °C on a hot plate to remove the solvent. Subsequently, the vacuum annealing process was performed under a base pressure of 2×10<sup>-6</sup>

Torr at various temperatures (from 400 to 700 °C) for 2 h. Finally, the Ni source and drain electrodes were deposited on Cu<sub>x</sub>O channel layer by thermal evaporation with a shadow mask. The devices have a channel width (*W*) of 1000 μm and a channel length (*L*) of 250 μm, respectively. The thicknesses of the Cu<sub>x</sub>O thin films annealed at 400, 500, 600, and 700 °C are 22.6, 19.4, 17.5, and 13.8 nm, respectively.


### 2.3 Characterization

The surface morphologies of the Cu<sub>x</sub>O thin films were measured by an atomic force microscope (AFM, SPA-400, Seiko). The crystal structures of the thin films were investigated by using an X-ray diffractometer (XRD, X'Pert-PRO MPD and MRD, PANalytical, Holland) with a Cu Kα1 radiation. The electrical measurements of the TFTs were carried out by using a semiconductor parameter analyzer (Keithley 2634B) in a dark box. The thicknesses of the Cu<sub>x</sub>O thin films were measured by ellipsometry (ESS01, Sofn Instrument).


## 3. Results and discussion

Figure 1 shows the XRD patterns of Cu<sub>x</sub>O thin films annealed at various temperatures (from 400 to 700 °C) in vacuum atmosphere. It is revealed that the thin film annealed at 400 °C showed a CuO (022) orientation. With increasing the annealing temperature from 400 to 500 °C, the CuO (022) orientation decreased, while the Cu<sub>2</sub>O (200) peak appeared. When the annealing temperature was increased to 600 °C, the peak of CuO (022) disappeared and the thin film contained Cu<sub>2</sub>O phase only. For the thin film annealed at 700 °C, only Cu<sub>2</sub>O (111) peak could be observed in the XRD patterns. This indicates that the vacuum annealing process can effectively reduce CuO to Cu<sub>2</sub>O when the annealing temperature was higher than 500 °C. The mechanism of vacuum annealing process can be interpreted in terms of the oxygen desorption into vacuum.<sup>24</sup> The phase change from CuO to Cu<sub>2</sub>O is caused by the phase boundary migration between the oxides induced by oxygen out-diffusion in the reaction of  $4\text{CuO} \rightarrow 2\text{Cu}_2\text{O} + \text{O}_2$  along the moving phase boundary.<sup>23</sup> To better understand the mechanism, a simplified cross-sectional views of device with as-deposited and the vacuum annealed channel layer are illustrated in Fig. 2. In addition, the increased intensity of Cu<sub>2</sub>O (111) peak at high annealing temperature indicates the crystallinity enhancement of the Cu<sub>2</sub>O thin film. The high annealing temperature supplies high kinetic energy and increases the surface mobility of deposited particles.<sup>26</sup> The development of the Cu<sub>2</sub>O (111) phase is consistent with the preferred extension of the plane with the lowest surface energy for cubic-structured Cu<sub>2</sub>O.

It is noted that the peak of Cu phase was not observed in this work, which indicated that thermal reduction of  $\text{Cu}^{1+}$  to  $\text{Cu}^0$  was not happened during vacuum annealing process.




**Fig. 1** XRD patterns of the vacuum-annealed  $\text{Cu}_x\text{O}$  thin films at various temperatures.



**Fig. 2** Schematic cross-section view of the TFT with channel layer of (a) as-deposited and (b) vacuum-annealed  $\text{Cu}_x\text{O}$  thin films.

The surface morphologies of the  $\text{Cu}_x\text{O}$  thin films annealed at various temperatures are shown in Fig. 3(a)-(d). The scanning area was  $1\ \mu\text{m} \times 1\ \mu\text{m}$ . The surface roughness and the average grain size of the thin films are summarized in Fig. 3(e). It is found that the root mean square (RMS) roughness and grain size of the  $\text{Cu}_x\text{O}$  thin films increase with increasing the annealing temperature. The average grain sizes of the  $\text{Cu}_x\text{O}$  thin films annealed at 400, 500, 600 and 700 °C are 45.82, 49.63, 62.68 and 93.48 nm, respectively. The increment of the grain size is mainly attributed to the increase of the surface energy at high temperature, which

is consistent with the previous reports.<sup>20</sup> The RMS values of the corresponding thin films were 4.72, 4.91, 6.23 and 6.47 nm, respectively. It is known that the electrical properties of the oxide TFTs are strongly dependent on the surface morphology and the crystalline structure of the channel layers.<sup>19</sup> The grain boundaries act as trapping sites for the free carrier in each grain, creating depletion layers near the grain boundaries, and effectively reduce the carrier concentration in polycrystalline thin films.<sup>27</sup> With increasing annealing temperature from 400 to 600 °C, the gradually increased grain size would lead to fewer grain boundary in polycrystalline  $\text{Cu}_x\text{O}$  thin films.<sup>21</sup> Although the largest grain size of 93.48 nm was obtained in 700 °C-annealed thin film, the serious agglomeration will undoubtedly degrade the carrier transport in  $\text{Cu}_x\text{O}$  thin film.<sup>2,28</sup>



**Fig. 3** AFM images of the  $\text{Cu}_x\text{O}$  thin films annealed at (a) 400 °C, (b) 500 °C, (c) 600 °C, and (d) 700 °C. (e) RMS values and grain sizes of  $\text{Cu}_x\text{O}$  thin films annealed at different temperatures

To verify the possible application of the  $\text{Cu}_x\text{O}$  thin films as the channel layers, bottom-gated TFTs based on conventional  $\text{SiO}_2$  dielectric were fabricated and examined. The schematic diagram of the  $\text{Cu}_x\text{O}$  TFTs is shown in Fig. 4(a). For convenience, the TFTs with  $\text{Cu}_x\text{O}$  channel layers annealed at 400 °C, 500 °C, 600 °C and 700 °C, hereafter, will be abbreviated as  $\text{Cu}_x\text{O}$ -400,  $\text{Cu}_x\text{O}$ -500,  $\text{Cu}_x\text{O}$ -600 and  $\text{Cu}_x\text{O}$ -700, respectively. The typical transfer characteristics of the  $\text{Cu}_x\text{O}$  TFTs are shown in Fig. 4(b). The key electrical

parameters of the  $\text{Cu}_x\text{O}$  TFTs were calculated and summarized in Table 1. The field-effect mobility ( $\mu_{\text{FE}}$ ) was estimated from the following equation,<sup>2,12</sup>

$$I_{\text{DS}} = \left( \frac{1}{2} \frac{W}{L} C_i \mu_{\text{FE}} \right) (V_{\text{GS}} - V_{\text{TH}})^2 \quad (1)$$


where  $W$  is the channel width;  $L$  is the channel length; and  $C_i$  is the areal capacitance of the gate insulator. The threshold voltage ( $V_{\text{TH}}$ ) were determined from linear fits to the dependence of the square root of the  $I_{\text{DS}}$  on  $V_{\text{GS}}$ . The  $\mu_{\text{FE}}$  are calculated to be 0.05, 0.26, 0.29 and  $0.8 \times 10^{-2} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively, for the  $\text{Cu}_x\text{O}$  TFTs annealed at 400-700 °C. The  $\mu_{\text{FE}}$  was increased from 400 °C to 600 °C owing to the increase of the homogeneity and the decrease of the scattering centers, which is consistent with the AFM images (Fig. 3).<sup>19</sup> The dramatically degraded  $\mu_{\text{FE}}$  of the  $\text{Cu}_x\text{O}$ -700 TFT is mainly related to the island growth becomes dominant. The discontinuity of the surface morphology resulted in a large interface roughness and a high degree of voids in the thin film, originating from the growth of  $\text{Cu}_2\text{O}$  crystallites.<sup>9</sup> In addition, with increasing annealing temperature from 400 to 600 °C, larger on/off current ratio ( $I_{\text{on}}/I_{\text{off}}$ ) was achieved; whereas positively shifted  $V_{\text{TH}}$  was observed. This result is consistent with the grain-boundary charge-trapping model, which accounts for the modulation of the polycrystalline semiconductor films' conductivity.<sup>27</sup> The subthreshold swing ( $SS$ ) values, which is defined as the  $V_{\text{DS}}$  required to increase the  $I_{\text{DS}}$  by one decade, were calculated to be 5.1, 2.6, 0.8 and 16.8 V/dec in the  $\text{Cu}_x\text{O}$ -400,  $\text{Cu}_x\text{O}$ -500,  $\text{Cu}_x\text{O}$ -600 and  $\text{Cu}_x\text{O}$ -700 TFTs, respectively. Typically, the  $SS$  value is determined by the trap density ( $D_{\text{it}}$ ) between the semiconductor and the gate dielectric. From  $SS$  we can infer the  $D_{\text{it}}$  by using the following equation,<sup>11</sup>

$$D_{\text{it}} = \left[ \frac{SS \log(e)}{kT/q} - 1 \right] \frac{C_i}{q} \quad (2)$$

where  $k$ ,  $T$ , and  $q$  are Boltzmann's constant, absolute temperature, and charge quantity, respectively. The  $D_{\text{it}}$  values were calculated to be  $7.5 \times 10^{12}$ ,  $3.9 \times 10^{12}$ ,  $1.1 \times 10^{12}$ , and  $2.48 \times 10^{13} \text{ cm}^{-2}$  for the  $\text{Cu}_x\text{O}$  TFTs annealed at 400, 500, 600, and 700 °C, respectively. It can be seen that the  $\text{Cu}_x\text{O}$ -600 have the smallest  $D_{\text{it}}$  value, which is much smaller than the previous report ( $D_{\text{it}} = 5.6 \times 10^{13}$ ).<sup>14</sup> The improved interface in this work is mainly because that annealing of the  $\text{Cu}_x\text{O}$  films in vacuum could further promote crystal growth.<sup>20</sup> In addition to the optimization of  $SS$  value, a small  $D_{\text{it}}$  value can improve the hole mobility and the  $I_{\text{on}}/I_{\text{off}}$  of the TFTs simultaneously.<sup>14</sup>



By combining the  $\text{Cu}_x\text{O}$  TFT performance, it is concluded that the annealing temperature of 600 °C is the optimum condition for fabricating  $\text{Cu}_x\text{O}$  channel layer, which exhibits the best electrical parameters. The corresponding output curves of the as-fabricated  $\text{Cu}_x\text{O}$ -600 TFT are shown in the Fig. 4(c). The gate voltage ( $V_{\text{GS}}$ ) varied from 0 to -30 V in a step of -7.5 V.  $I_{\text{DS}}$  monotonously increases under negatively-biased gate voltage for the TFT, indicating that the  $\text{Cu}_2\text{O}$  TFT exhibits the p-channel behavior operating in an enhancement mode. Despite the relatively high processing temperature, however, the results demonstrate the possibility of fabricating low-cost solution-processed  $\text{Cu}_x\text{O}$  TFTs using simple, one-step vacuum annealing technique. Further processing of material chemistry developments and optimization are most certainly required to decrease the processing temperature and will be the subject of future studies.



**Fig. 4** (a) Schematic diagram of the  $\text{Cu}_x\text{O}$  TFTs. (b) Transfer characteristics of the TFTs with the  $\text{Cu}_x\text{O}$  thin films fabricated at various annealing temperatures in vacuum. (c) Output curve of the TFT with the  $\text{Cu}_x\text{O}$  thin film annealed at 600 °C.

**Table 1** Electrical parameters of the solution-processed  $\text{Cu}_x\text{O}$  TFTs fabricated at various temperatures using vacuum annealing process

Temperature (°C)	$V_{\text{TH}}$ (V)	$I_{\text{on}}/I_{\text{off}}$	$\mu_{\text{FE}}$ ( $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ )	SS (V/dec)	$D_{\text{it}}$ ( $10^{12} \text{cm}^{-1}$ )
400	$-15.5 \pm 2.0$	$10^2 \sim 10^3$	$0.05 \pm 0.01$	$5.1 \pm 1.5$	$7.5 \pm 2.2$
500	$-9.4 \pm 0.9$	$\sim 10^4$	$0.26 \pm 0.03$	$2.6 \pm 1.1$	$3.9 \pm 1.5$
600	$-3.2 \pm 0.4$	$\sim 10^4$	$0.29 \pm 0.04$	$0.8 \pm 0.2$	$1.1 \pm 0.3$
700	$-25.1 \pm 3.5$	$\sim 4$	$\sim 10^{-2}$	$16.8 \pm 4.5$	$24.8 \pm 4.5$

## 4. Conclusion

In summary, solution-processed  $\text{Cu}_x\text{O}$  thin films were fabricated by using one-step vacuum annealing process for the first time. With the increase of the annealing temperature, the copper oxide is reduced from  $\text{CuO}$  to  $\text{Cu}_2\text{O}$ . Meanwhile, the grain size and the RMS value increase with increasing the annealing temperature. To verify the possible applications of the  $\text{Cu}_x\text{O}$  thin films as channel layers, their applications in TFT devices were demonstrated. The results show that the TFT performance was strongly dependent on the crystallinity and the surface morphology of  $\text{Cu}_x\text{O}$  channel layer. The 600 °C-annealed  $\text{Cu}_x\text{O}$  TFT exhibits the best electrical performance, including a high  $\mu_{\text{FE}}$  of  $0.29 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ , a small  $SS$  value of 0.8 V/dec, and a large  $I_{\text{on}}/I_{\text{off}}$  of  $1.6 \times 10^4$ . Our experimental results indicate that the vacuum annealing process is effective in improving the electrical properties of the solution-processed p-type  $\text{Cu}_x\text{O}$  TFTs.

## Acknowledgements

This study was supported by the Natural Science Foundation of China (Grant no. 51472130) and Natural Science Foundation of Shandong Province (Grant no. ZR2012FM020).

## References

- 1 K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano and H. Hosono, *Nature*, 2004, **432**, 488-492.
- 2 K. Matsuzaki, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano and H. Hosono, *Appl. Phys. Lett.*, 2008, **93**, 202107.
- 3 E. Fortunato, V. Figueiredo, P. Barquinha, E. Elamurugu, R. Barros, G. Goncalves, S.-H. K. Park, C.-S. Hwang and R. Martins, *Appl. Phys. Lett.*, 2010, **96**, 192102.
- 4 S. Nandy, A. N. Banerjee, E. Fortunato and R. Martins, *Rev. Adv. Sci. Eng.*, 2013, **2**, 273-304.
- 5 S. R. Thomas, P. Pattanasattayavong and T. D. Anthopoulos, *Chem. Soc. Rev.*, 2013, **42**, 6910-6923.
- 6 J. Jiang, X. Wang, Q. Zhang, J. Li and X. X. Zhang, *Phys. Chem. Chem. Phys.*, 2013, **15**, 6875-6878.
- 7 X. Zou, G. J. Fang, L. Y. Yuan, M. Y. Li, W. J. Guan and X. Z. Zhao, *IEEE Electron Device Lett.*, 2010, **31**, 827-829.
- 8 S. Y. Sung, S. Y. Kim, K. M. Jo, J. H. Lee, J. J. Kim, S. G. Kim, K. H. Chai, S. J. Pearton, D. P. Norton and Y. W. Heo, *Appl. Phys. Lett.*, 2010, **97**, 222109.
- 9 K. Okamura, B. Nasr, R. A. Brand and H. Hahn, *J. Mater. Chem.*, 2012, **22**, 4607-4610.
- 10 G. X. Liu, A. Liu, H. H. Zhu, B. C. Shin, E. Fortunato, R. Martins, Y. Q. Wang, and F. K. Shan, *Adv. Funct. Mater.*, 2015, **25**, 2564-2572.
- 11 Y. Meng, G. X. Liu, A. Liu, H. J. Song, Y. Hou, B. C. Shin and F. K. Shan, *RSC Adv.*, 2015, **5**, 37807-37813.

- 
- 12 Z. Q. Yao, S. L. Liu, L. Zhang, B. He, A. Kumar, X. Jiang, W. J. Zhang and G. Shao, *Appl. Phys. Lett.*, 2012, **101**, 042114.
- 13 B. S. Li, K. Akimoto and A. Shen, *J. Cryst. Growth*, 2009, **311**, 1102-1105.
- 14 P. Pattanasattayavong, S. Thomas, G. Adamopoulos, M. A. McLachlan and T. D. Anthopoulos, *Appl. Phys. Lett.*, 2013, **102**, 163505.
- 15 X. Zou, G. J. Fang, J. W. Wan, X. He, H. N. Wang, N. S. Liu, H. Long, and X. Z. Zhao, *IEEE Trans. Electron Devices*, 2011, **58**, 2003-2007.
- 16 A. Liu, G. X. Liu, H. H. Zhu, F. Xu, E. Fortunato, R. Martins, and F. K. Shan, *ACS Appl. Mater. Interfaces*, **2014**, **6**, 17364-17369.
- 17 Y. H. Hwang, J. S. Seo, J. M. Yun, H. Park, S. Yang, S. H. K. Park and B. S. Bae, *NPG Asia Mater.* 2013, **5**, e45-e52.
- 18 K. Song, W. Yang, Y. Jung, S. Jeong and J. Moon, *J. Mater. Chem.*, 2012, **22**, 21265-21271.
- 19 S. Y. Kim, C. H. Ahn, J. H. Lee, Y. H. Kwon, S. Hwang, J. Y. Lee and H. K. Cho, *ACS Appl. Mater. Interfaces.*, 2013, **5**, 2417-2421.
- 20 J. Sohn, S. H. Song, D. W. Nam, I. T. Cho, E. S. Cho, J. H. Lee and H. I. Kwon, *Semicond. Sci. Technol.*, 2013, **28**, 015005.
- 21 D. W. Nam, I. T. Cho, J. H. Lee, E. S. Cho, J. Sohn, S. H. Song and H. I. Kwon, *J. Vac. Sci. Technol. B*, 2012, **30**, 060605.
- 22 M. W. Zhu, H. Huang, J. Gong, C. Sun and X. Jiang, *J. Appl. Phys.*, 2007, **102**, 043106.
- 23 J. Li, S. Q. Wang, J. W. Mayer and K. N. Tu, *Phys. Rev. B*, 1989, **39**, 12367-12370.
- 24 J. Li, G. Vizkelethy, P. Revesz, J. W. Mayer and K. N. Tu, *J. Appl. Phys.*, 1991, **69**, 1020-1029.
- 25 D. E. Walker, M. Major, M. B. Yazdi, A. Klyszcz, M. Haeming, K. Bonrad, C. Melzer, W. Donner and H. V. Seggern, *ACS Appl. Mater. Interfaces* 2012, **4**, 6835-6841.
- 26 F. K. Shan and Y. S. Yu, *Thin Solid Films*, 2003, **435**, 174-178.
- 27 U. Myeonghun, H. I. Kwon, I. T. Cho, S. H. Jin and J. H. Lee, *J. Korean Phys. Soc.*, 2014, **65**, 286-290.
- 28 K. Matsuzaki, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano and H. Hosono, *Phys. Status Solidi A*, 2009, **206**, 2192-2197.

High-performance p-type  $\text{Cu}_x\text{O}$  TFTs were fabricated by solution process and annealed at various temperatures in vacuum.

