



No hysteresis TIPS-pentacene:polystyrene Blend-based Organic Field Effect Transistor by Extruded Direct Ink Writing and the Application in Resistive Load Inverter Circuit

Journal:	<i>Journal of Materials Chemistry C</i>
Manuscript ID	TC-ART-03-2022-000948.R2
Article Type:	Paper
Date Submitted by the Author:	07-Jul-2022
Complete List of Authors:	Bai, Huiwen; Purdue University Yang, Yi; Purdue University Voyles, Richard; Purdue University Nawrocki, Robert ; Purdue University,

ARTICLE

No hysteresis TIPS-pentacene:polystyrene Blend-based Organic Field Effect Transistor by Extruded Direct Ink Writing and the Application in Resistive Load Inverter Circuit

Huiwen Bai^a, Yi Yang^a, Richard M Voyles^a, Robert A Nawrocki^a

Organic field effect transistors (OFETs), with the active layer made from 6,13-bis (triisopropylsilylethynyl) pentacene:polystyrene blend films, were fabricated on rigid (glass) and flexible (polyethylene terephthalate) substrates using motor-controlled extrusion-based Direct Ink Writing printing method. The characteristics of OFETs fabricated at different in-situ annealing temperatures (25, 40, 55, 70 and 85 °C) were explored. We find that the OFET with 25 °C in-situ annealing temperature exhibits better performance with improved carrier mobility of $0.14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $I_{\text{ON}}/I_{\text{OFF}}$ ratio of 2.7×10^3 , threshold voltage of 0.14 V, and minimal hysteresis compared to other annealing temperature schemes. Moreover, bending tests were performed on flexible devices using three different bending radii (1/2.54, 0.75/1.91 and 0.5/1.27 inch/cm) which were swept continuously. Results indicate that the ON current monotonically decreases as the bending radius is reduced. In addition, a resistive load inverter circuit, formed by connecting an OFET to an external resistive load, can achieve a gain of 2.6 at a V_{DD} of -80 V and R_{L} of 100 M Ω . Furthermore, long-term stability of the inverter was investigated over a one-month period. Our analysis shows that there are minimal differences in both the switching threshold voltage and gain, with their one-month variances of 0.77 and 3.13, respectively.

Introduction

As low-cost, low-temperature, large-area, and easy-to-process electronic devices, organic field effect transistors (OFETs) have gained tremendous research interest.^{1, 2} OFETs are necessary components in multiple electronic devices, including memory devices, complementary circuits, sensors, and flat-panel displays.³⁻⁷ Compared to organic semiconductors (OSCs) made with traditional vacuum or photolithography methods,^{8, 9} the solution-processed OSCs are promising due to their lower fabrication costs, larger area, and higher feasibility for customization. Strong π - π interactions of the solution-processed OSCs not only dewet the film from the substrate but also induce non-uniform morphologies, resulting in low crystallinity and poor electrical performance of the devices.^{10, 11} Due to the ability of the blend to phase separate into a layered structure which conserves the continuity, crystallinity and the molecular packing of the small molecule OSC,¹² the OSCs blend with insulating polymers has often been used in OFETs. As a result, the blend can yield film-forming properties, increase device stability and uniformity as well as maintain device mobility.¹³⁻¹⁶

Over the past few decades, various solution-based fabrication methods for OSCs, such as spin-coating, dip-coating, drop-casting, edge casting, zone casting, spray-coating, screen printing, inkjet printing, and roll-to-roll printing, have been investigated.¹⁷⁻²² While spin coating, which allows for high film uniformity and is controlled by rotation speed and time, can be considered the most commonly

used method at the laboratory level, printing technology-based approaches require more attention when considering large-scale industrial production¹. When it comes to distinguished printing methods in the industry, inkjet printing is the most commonly used because its droplet volume can reach the femtoliter range to reduce the destructive effect of solvents and significantly improve the printing resolution. However, inkjet printing can only print low-viscosity materials and limit the utility of printable materials.²³ Furthermore, the so-called coffee ring effect appears when the suspension's concentration is low, resulting in the non-uniform distribution of particles.²⁴⁻²⁷ As an alternative method, the Direct Ink Writing (DIW), due to its low energetic extrusion, can produce a smooth printing surface.²⁸ In addition, the DIW is considered a simple, adaptable, and low-cost method that is applicable in ambient conditions with moisture and oxygen.^{29, 30} Besides supporting a broad range of depositable feedstock materials, such as polymers, alloys and ceramic materials, DIW is also less likely to clog the printing nozzles compared with inkjet printing.^{31, 32} These advantages of DIW can facilitate the large-scale production of organic electronics through the automation of industrial process.³³⁻³⁵ There are different types of DIW methods, such as the ultrasonically-, pneumatically-,³⁶ electrohydrodynamically-,³⁷ and extrusion-based. Compared with other different types of DIW printers, the extrusion-based DIW is easier to use since the driving force is directly provided by a stepping motor, which can also substantially reduce the cost of the printer.

In this work, we report on fabricating solution-processed bottom-gate/top-contact OFETs with motor-controlled extrusion-based DIW printed semiconductor layer, which is believe is the first such demonstration. Based on the blend solution of an organic semiconductor, 6,13-bis (triisopropylsilylethynyl) pentacene:polystyrene (TIPS-pentacene:PS), we printed p-type

^aSchool of Engineering Technology Purdue University, West Lafayette IN 47907, USA. Email: robertnawrocki@purdue.edu

†Electronic Supplementary Information (ESI) available.

OFETs using extrusion-based DIW method at different in-situ annealing temperatures (25, 40, 55, 70 and 85 °C). A comparison study with drop casted devices was conducted. We found that the organic semiconductor deposited by extrusion-based DIW at 25 °C displayed the best performance with maximum mobility of $0.14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $I_{\text{ON}}/I_{\text{OFF}}$ ratio of 2.7×10^3 , threshold voltage of 0.14 V, and minimal hysteresis. The X-ray diffraction (XRD) spectra and polarized optical microscopic images of the TIPS-pentacene:PS films revealed the changes of crystallinity and thermal cracks at different in-situ annealing temperatures. Static characteristics and long-term stability of resistive load inverters obtained by connecting an OFET to an external resistive load, are reported. Simulation of the resistive load inverters is provided to validate our experimental data. In addition, bending test was conducted of an OFET under three different bending radii (1, 0.75 and 0.5 inch). The pre-bent and post-bent characteristics of the OFET are analysed in this study.

Experimental

Since small organic molecule - TIPS-pentacene is a high-performance p-type organic semiconductor with good environmental stability, high solubility in most common organic solvents and high field effect mobility higher than $1.00 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$,^{10, 38-40} it was selected as the organic semiconductor used in our bottom-gate/top-contact OFET devices. PS was selected as the insulating polymer since there is no polar groups.

Chemicals

TIPS-pentacene, PS, acetone, isopropyl alcohol (IPA), and toluene, were all purchased from Sigma Aldrich (St. Louis, MO, USA) and used without any further purification. Parylene dix-SR was given from Specialty Coating systems Inc. The TIPS-pentacene:PS ink was obtained from a 40 mg/mL TIPS-pentacene solution in toluene mixed with a 10 mg/mL of PS solution in toluene, with the volume ratio of 1:1.




Fig. 1 The schematic of the (a) extrusion-based DIW printing; (b) OFET; (c) physical OFET.

Device Fabrication

In the first step, 25 mm × 25 mm glass or PET slides were cleaned in an ultrasonic bath with deionized (DI) water for 10 minutes, followed by acetone and IPA for 10 minutes, respectively. The device with PET (polyethylene terephthalate) substrate was prepared (same way with glass substrate) for the mechanical bending test. In the second step, a bilayer gate of chromium (Cr) and silver (Ag) was deposited on the substrate by thermal evaporation (Integrated Physical Vapor Deposition and Glovebox, Lesker Nano 36) through a shadow mask with a thickness of 5 nm and 100 nm, respectively. In the third step, Parylene dix-SR film, acting as the dielectric layer, was deposited by a chemical vapor deposition (CVD) method (Parylene Chemical Vapor Deposition, SCS Labcoater 3) to a thickness of 850 nm. In the fourth step, TIPS-pentacene:PS blend ink was extruded from a 0.16 mm inner diameter needle by DIW (Hyrel 3D) on a tilted ($\sim 5^\circ$) substrate with a printing speed of 200 mm/min,⁴¹ with five different in-situ annealing temperatures (25, 40, 55, 70 and 85 °C), followed by covering with a Petri Dish to slow down solvent evaporation (sometimes referred to as solvent annealing⁴²) to up to 6 hours. As shown in Fig.S1 (ESI[†]), the mean static contact angle is 6.7° between toluene and Parylene dix-SR, indicating the excellent surface wettability of Parylene dix-SR. In the last step, gold (Au), which acts as the source and drain electrodes, was deposited by thermal evaporation through a shadow mask with a thickness of 50 nm. Channel length and width are 100 μm and 700 μm , respectively. Fig. 1a displays the schematic of extrusion-based DIW printing method, Fig. 1b and c display the schematic and physical picture of the OFET. Fig.S2 (ESI[†]) displays the transfer curves of different tilted substrates and different printing speed. We can find that the optimal printing speed is 200 mm/min with a tilted ($\sim 5^\circ$) substrate.

Characterization

All electrical performance was measured by a semiconductor parameter analyzer (HP 4155A). The XRD spectra was measured by




Fig. 2 (a) The transfer curves of OFETs at different in-situ annealing temperatures (25, 40, 55, 70 and 85 °C); (b) transfer and leakage current curves of OFET at 25 °C in-situ annealing treatment; (c) output curves with different V_G with extrusion-based DIW printed TIPS-pentacene:PS film; (d) transfer and leakage current curves of OFET with drop casted TIPS-pentacene:PS film.




Fig. 3 Polarized (75 degrees) optical microscope images of TIPS-pentacene:PS blend films with different in-situ annealing temperatures (a) 25 °C; (b) 40 °C; (c) 55 °C; (d) 70 °C; (e) 85 °C; (f) XRD spectra obtained from different annealing temperatures.

Panalytical Empyrean Powder X-ray Diffractometer. The polarized optical microscopic images were obtained by optical microscope (Zeiss axioscope 5). The static contact angle was measured by an automated goniometer (ramé-hart, 290-F1).

Results and discussion

Fig. 2a shows a family of transfer curves with different in-situ annealing temperatures by the DIW method, with $V_D = -30$ V. It can be seen that the ON current decreases as temperature increases from 25 °C to 70 °C. Although a slight increase can be seen when the temperature reaches 85 °C, it is still lower than 25 °C. Fig. 2b shows the transfer and leakage current of the OFET whose semiconductor layer was deposited by extrusion-based DIW at 25 °C. The leakage current is as low as 2 nA, which implies that the dielectric layer is insulating properly. The I_{ON}/I_{OFF} ratio of the OFET is 2.7×10^3 , the charge carrier mobility is $0.14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and the threshold voltage is 1.46 V. Moreover, the device exhibits almost no hysteresis, indicating negligible charge trapping in the dielectric layer and TIPS-pentacene/dielectric interface. Fig. 2c shows the output curves with different V_D by DIW printed TIPS-pentacene:PS film, with Fig. 2d showing the transfer and leakage current curves of devices fabricated with drop casted OSC. It can be seen that the OFET with drop casted TIPS-pentacene:PS film has the mobility of $1.00 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, threshold voltage of 21.86 V, and I_{ON}/I_{OFF} ratio of 3.3×10^3 . Compared to drop casted TIPS-pentacene:PS blend OSC in this work and spun-cast, as well as the blade-coated and inkjet printed devices from other groups, as shown in Table S1,^{10, 43-47} the OFET with the extrusion-based DIW printed TIPS-pentacene:PS blend demonstrates threshold voltage of 1.46V, which is much better than the other techniques. In addition, there is negligible hysteresis, indicating very low charge trap density at the phase separated interface.⁴⁸ While, the devices with other techniques either only showed a single scan or had poor hysteresis. These can be explained by extrusion-based DIW method as it can continuously draw out the

ink, leading to the increased continuous crystals in the channel.^{36, 37} These observations suggest that extrusion-based DIW is more effective in the deposition of organic semiconductors. In addition, Fig.S3 (ESI[†]) also shows the transfer characteristics of OFET with TIPS-pentacene:PS blend film and neat TIPS-pentacene. Compared to TIPS-pentacene:PS blend film, the OFET with neat TIPS-pentacene exhibits inferior characteristics, namely higher threshold voltage of 12.71 V, and poor hysteresis, and I_{ON}/I_{OFF} ratio of 10.04. This can be explained by noticing that the TIPS-pentacene:PS blend solution process can induce a vertical phase separation,^{13-16, 49} resulting in formation of semiconductor-top and insulator-bottom bilayer structure/double-layer dielectric. In this case the bottom-gate/top-contact device, the top segregated TIPS-pentacene and PS rich layer




Fig. 4 Voltage transfer characteristics of the inverter circuit with (a) varying resistive loads with $V_{DD} = -80$ V, the schematic of the resistive load inverter circuit (inset) (c) varying V_{DD} with $R_L = 100$ MΩ; (b) The static gains were obtained with (c) varying loads (d) varying V_{DD} .

acts as the dielectric-semiconductor interface, which is further confirmed by a lower capacitance density of TIPS-pentacene:PS blend devices compared with neat TIPS-pentacene devices, leading to higher charge carrier mobilities.^{50, 51} At this dielectric-semiconductor interface, the electrical performance improvement can be explained by reduced dipolar disorder and carrier localization at the interface due to a less polar, low-k polymeric dielectric (PS is 2.6), reducing the broadening of density of states and eventually the trap state density.^{50, 52-56}

In order to explore the effect of in-situ annealing temperature on TIPS-pentacene crystals, polarized (75 degrees) optical microscope images were obtained. Fig. 3 shows the TIPS-pentacene:PS blend films printed at different in-situ annealing temperatures, from 25 °C to 85 °C. It can be observed that the thermal cracks start to appear when the temperature reaches 55 °C, as displayed in Fig. 3c. When the temperature reaches 70 °C, the thermal cracks are more pronounced. The thermal cracks will grow with the growth process of TIPS-pentacene crystal, which severely restricts the charge transport. Thus, the ON current will decrease as the temperature increases. Interestingly, ribbon-shaped crystals start to disappear at 85 °C since the solvent evaporates significantly quicker after printing compared with other temperatures (the boiling point of toluene is 110.6 °C). Fig. 3f shows the XRD spectra with different annealing temperatures, indicating the (00l) peak intensities becoming stronger as the temperature increases, indicating higher crystallinity. However, compared with the crystallinity and a relatively large device channel length of 100 μm , thermal cracks have a dominant impact on the charge transport in these device (channel length is 100 μm). Therefore, the device with 25 °C in-situ annealing temperature exhibits the best electrical performance. Fig. S4 (ESI[†]) shows the polarized (75 degrees) optical microscope images of the TIPS-pentacene:PS blend film at 25 °C in-situ annealing temperature, which are ribbon-shaped “flakes” over several hundred micrometers long and around 40 micrometers wide. In addition, the vertical phase separation of the TIPS-pentacene:PS blends contribute to the high degree of orientation. During the film formation phase separation of the PS and the small molecular material occurs, leading to formation of a continuous highly crystalline TIPS-pentacene molecules with the π - π stacked molecular layers oriented parallel to the film surface.^{12, 13, 16, 46, 57} The uniform ribbon-shaped crystals were likely the result of a tilted substrate and the phase separation which are beneficial to the transport of the charges.⁵⁸ Furthermore, the surface is covered by the crystals and the color variation was caused by the variation of the TIPS-pentacene crystal orientation.⁵⁹

circuit was investigated. The OFET was connected to an external resistive load (R_L) with different values arranged from 10, 20, 50 to 100 $\text{M}\Omega$. Fig. 4a shows the voltage transfer characteristics of the OFET inverter circuit with varying resistive loads, with fixed $V_{DD} = -70$ V. It can be found that a high output voltage, $V_{OUT} = -70$ V or ON state is obtained when the input voltage is low, and a low output voltage, $V_{OUT} = -9.8$ V, or OFF state is observed when the input voltage is high. The responding switching threshold voltages (V_m) where V_{IN} equal to V_{OUT} with 10, 20, 50, and 100 $\text{M}\Omega$ resistances are -53.8 V, -48.2 V, -40.4 V, and -35.4 V, respectively, which shows that the inverting characteristics of the resistive load inverter is enhanced as the resistive load increases. Fig. 4b shows that the voltage gains (dV_{OUT}/dV_{IN}) extracted from Fig. 4a are 0.9, 1.3, 1.7, and 2.1, respectively, indicating that the gain is improved as the load resistance increases. The inverter with 100 $\text{M}\Omega$ resistive load shows the best switching characteristics compared with 10, 20, and 50 $\text{M}\Omega$. This can be explained by the significantly high voltage drop across the inverter with 100 $\text{M}\Omega$ resistive load which thus shows the best inverter operation. Fig. 4c presents the voltage transfer characteristics of the OFET inverter circuit with varying supply voltages and a fixed resistive load ($R_L = 100 \text{M}\Omega$). It can be found that the inverting performance is enhanced when the supply voltage V_{DD} increases. As shown in Fig. 4d, the gain of the inverter is improved when V_{DD} increases, with the gain of 1.1, 1.3, 1.7, 2.0, 2.1, and 2.6 when V_{DD} is equal to -30V, -40V, -50V, -60V, -70V and -80V, respectively.

Simulation of OFETs is of great importance for the design verification and fault detection of manufactured large-scale analog circuits. Compared to transistors made from regular crystallized inorganic semiconductors (e.g., Si, Ge, etc.), the modelling of polymerized OFETs remains in an extensive research stage due to the presence of multiple trap states between the conduction and valence bands of polymerized semiconductors.^{60, 61} To achieve reliable simulation of organic inverting circuits, we employ a generalized solid-state model in conjunction with a fitted equation for subthreshold currents to describe the full-regime transconductance and output characteristics of the OFETs.^{62, 63} The compact OFET




Fig. 5 Comparison of the simulated and experimentally characterized voltage transfer characteristics with (a) varying resistive loads and with (b) varying voltage loads.

For the purpose of testing the utility of our devices as circuit components in the electronic application, the resistive load inverter




Fig. 6 The voltage transfer characteristics of the resistive load inverter circuit with $R_L = 100 \text{M}\Omega$, $V_{DD} = -70$ V in one month; (b) static gains were obtained from (a); (c) the switching thresholds and (d) gains in one month.




Fig. 7 (a) An OFET during the bending test; (b) the average transfer curves of the device with 1-, 0.75- and 0.5-inch bending radius at $V_D = -30V$; (c) all the five separate transfer curves of each state; (d) average leakage currents with 1, 0.75- and 0.5-inch bending radius at $V_D = -30V$.

model is then utilized as the basic circuit module to form the integrated circuit model of our organic load resistive inverters. Fig. 5a and b presents the comparison of the simulated (lines) and the experimentally characterized voltage transfer curves (symbols) of a load resistive inverter operating at different resistive and voltage loads, respectively. It can be found in Fig. 5 that the simulated transfer curves are in good agreement with the experimental data. These findings not only demonstrate the accuracy of the circuit model we used for organic load resistive inverters, but also verify the correctness of the design, fabrication and characterization procedures performed in this study.

The long-term stability performance of the resistive load inverter was also evaluated. Fig. 6 shows the long-term stability of the inverter circuit with $R_L = 100 \text{ M}\Omega$ and $V_{DD} = -70V$. The voltage transfer characteristics of the inverter circuit were measured every three days in the first 15 days after fabrication, and every five days for the remaining 15 days. It can be observed from Fig. 6a that there are slight changes in the transfer curves during one month period, and also in the gains as shown in Fig. 6b. Fig. 6c and Fig. 6d display the variation of switching threshold voltage and gains of the inverter in one month, with small variances of 0.77 and 3.13 (defined as the square root of the variance), respectively. In Fig. 6a, we can also find that the curve monotonically shifted towards smaller V_{IN} during the first 15 days, and then remained largely unchanged. This observation indicates good stability of the OFETs, while the slight changes can be

explained by the accumulation of water absorption into TIPS-pentacene or at the interfaces.

To explore the effects of mechanical strain and stress, the flexible OFET was bent to 1, 0.75- and 0.5-inch bending radius continuously. The OFET undergoes the initial state, followed by a slight tensile bending strain state with a bending radius of 1 inch and a recovery state, then a lighter tensile bending strain state with a bending radius of 0.75 inch and the corresponding recovery state, and finally a tensile bending strain state with a bending radius of 0.5 inch and its recovery state. Fig. 7a displays OFET during the bending test. An average transfer curve was obtained for each state with a total of five separate measurements. Fig. 7b shows the typical average transfer characteristics of the device in each process as the bending strain decreases gradually. Fig. 7c displays five separate transfer curves of each states. It can be observed that the ON current monotonically decreases as the bending radius decreases from 1 inch to 0.75 inch and then 0.5 inch, this can be attributed to microcracks of TIPS-pentacene crystals during the bending. The microcracks in the channel raise the density of trap states in the bandgap of OSCs, leading to reduced mobility of charge carriers.⁶⁴ Moreover, the current decrease between "initial state" followed by "release state" is always smaller than "bending state" followed by "release state". More specifically, compared to the decrease of currents between "Initial" and " $r = 1$ inch", between "Release ($r = 1$ inch)" and " $r = 0.75$ inch", and between "Release ($r = 0.75$ inch)" and " $r = 0.5$ inch", the

decrease of currents between “ $r = 1$ inch” and “Release ($r = 1$ inch)”, between “ $r = 0.75$ inch” and “Release ($r = 0.75$ inch)”, and between “ $r = 0.5$ inch” and “Release ($r = 0.5$ inch)” are more significant. This can be explained by the formation of additional microcracks in TIPS-pentacene and more TIPS-pentacene delamination from Parylene dielectric can be caused during the release process than the bending process. The average leakage current curves with different bending states are shown in Fig.7d. It can be observed that the leakage current stays below 8 nA, although there is a slight increase after the mechanical strain. This indicates that the good insulating performance of the dielectric layer is preserved after the strain.

Conclusion

In this study, motor-controlled extrusion-based DIW method was applied for the first time to deposit organic semiconductor of TIPS-pentacene:PS blend for fabrication of OFETs. Our study shows that the carrier mobility is $0.14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $I_{\text{ON}}/I_{\text{OFF}}$ ratio is 2.7×10^3 , the threshold voltage is 0.14 V, with minimal hysteresis. Compared to the OFET with drop casted TIPS-pentacene, the threshold voltage and hysteresis are both enhanced. In addition, a resistive load inverter circuit, formed by connecting an OFET to an external resistive load, can achieve a gain of 2.6 at a V_{DD} of -80 V and R_{L} of 100 M Ω . Furthermore, the long-term stability of the inverter shows good performance with small variances of 0.77 and 3.13 of switching threshold voltage and gain over a one-month period. The devices also show good mechanical stability evaluated at three different bending radii. OFETs with DIW printed organic semiconductor show good electrical performance, and long-term and mechanical stability, indicating it is promising in circuit application. In the future, the fully printed OFET by extrusion-based DIW will be developed.

Author Contributions

H.B. performed the experiments and analysis and prepared the manuscript; Y.Y. performed the simulation part and contributed to preparation of the manuscript; R.M.V. and R.A.N supervised this work and contributed to writing of the manuscript. R.M.V. provided funding for this work.

Conflicts of interest

There are no conflicts to declare.

Acknowledgments

This work was partially supported by the NSF under grant CNS-1726865. All authors would like to thank all Purdue LOBE members, especially Jinsheng Fan and Mohammad Javad Mirshojaeian Hosseini.

Notes and references

‡ Relatively large crystals would likely favour devices with smaller channel lengths, that would be unaffected by formation of thermally induced cracks. However, our long-term goal is the

fabrication of entire devices, including electrodes, using DIW, placing a restriction of minimal feature size. Hence our goal of 100 μm channel lengths.

1. Y. Pan and G. Yu, *Chem. Mater.*, 2021, **33**, 2229-2257.
2. D. Tobjörk, N. J. Kaihoviirta, T. Mäkelä, F. S. Pettersson and R. Österbacka, *Org. Electron.*, 2008, **9**, 931-935.
3. Y. Xu, C. Liu, D. Khim and Y. Y. Noh, *Phys. Chem. Chem. Phys.*, 2015, **17**, 26553-26574.
4. S. Lai, A. Zucca, P. Cosseddu, F. Greco, V. Mattoli and A. Bonfiglio, *Org. Electron.*, 2017, **46**, 60-67.
5. A. M. Zeidell, T. Ren, D. S. Filston, H. F. Iqbal, E. Holland, J. D. Bourland, J. E. Anthony and O. D. Jurchescu, *Adv Sci (Weinh)*, 2020, **7**, 2001522.
6. T. Yokota, P. Zalar, M. Kaltenbrunner, H. Jinno, N. Matsuhisa, H. Kitano, Y. Tachibana, W. Yukita, M. Koizumi and T. Someya, *Sci. Adv.*, 2016, **2**, e1501856.
7. P. Zalar, N. Matsuhisa, T. Suzuki, S. Enomoto, M. Koizumi, T. Yokota, M. Sekino and T. Someya, *Adv. Electron. Mater.*, 2018, **4**, 1700601.
8. W. Tang, Y. Huang, L. Han, R. Liu, Y. Su, X. Guo and F. Yan, *J. Mater. Chem. C*, 2019, **7**, 790-808.
9. M. Eslamian, *Nanomicro Lett*, 2017, **9**, 1-23.
10. J. H. Lee, Y. Seo, Y. D. Park, J. E. Anthony, D. H. Kwak, J. A. Lim, S. Ko, H. W. Jang, K. Cho and W. H. Lee, *Sci. Rep.*, 2019, **9**, 1-9.
11. W. H. Lee, D. Kwak, J. E. Anthony, H. S. Lee, H. H. Choi, D. H. Kim, S. G. Lee and K. Cho, *Adv. Funct. Mater.*, 2012, **22**, 267-281.
12. K. Zhao, O. Wodo, D. Ren, H. U. Khan, M. R. Niazi, H. Hu, M. Abdelsamie, R. Li, E. Q. Li, L. Yu, B. Yan, M. M. Payne, J. Smith, J. E. Anthony, T. D. Anthopoulos, S. T. Thoroddsen, B. Ganapathysubramanian and A. Amassian, *Adv. Funct. Mater.*, 2016, **26**, 1737-1746.
13. R. Hamilton, J. Smith, S. Ogier, M. Heeney, J. E. Anthony, I. McCulloch, J. Veres, D. D. C. Bradley and T. D. Anthopoulos, *Adv. Mater.*, 2009, **21**, 1166-1171.
14. J. Belasco, S. K. Mohapatra, Y. Zhang, S. Barlow, S. R. Marder and A. Kahn, *Appl. Phys. Lett.*, 2014, **105**.
15. T. Ohe, M. Kuribayashi, R. Yasuda, A. Tsuboi, K. Nomoto, K. Satori, M. Itabashi and J. Kasahara, *Appl. Phys. Lett.*, 2008, **93**.
16. J. Kang, N. Shin, D. Y. Jang, V. M. Prabhu and D. Y. Yoon, *J. Am. Chem. Soc.*, 2008, **130**, 12273-12275.
17. J. Zhang, B. Geng, S. Duan, C. Huang, Y. Xi, Q. Mu, H. Chen, X. Ren and W. Hu, *J. Mater. Chem. C*, 2020, **8**, 15219-15223.
18. S. Khan, L. Lorenzelli and R. S. Dahiya, *IEEE Sens. J.*, 2015, **15**, 3164-3185.
19. A. Sandstrom, H. F. Dam, F. C. Krebs and L. Edman, *Nat. Commun.*, 2012, **3**, 1002.
20. A. P. Dino, E. J. Ghassan and P. Nasser, *Adv. Mater.*, 2000, **12**, 1249-1252.
21. F. Garnier, R. Hajlaoui, A. E. Kassmi, G. Horowitz, L. Laigre, W. Porzio, M. Armanini and F. Provasoli, *Chem. Mater.*, 1998, **10**, 3334-3339.
22. A. J. Black, P. F. Nealey, N. El-Zein, G. N. Maracas, J. H. Thywissen, M. Deshpande, M. Prentiss and G. M. Whitesides, *Sensors and Actuators* 2000, **86**, 96-102.
23. C.-T. Lin, C.-H. Hsu, C.-H. Lee and W.-J. Wu, *Journal of Nanotechnology*, 2011, **2011**, 1-7.
24. A. Friederich, J. R. Binder, W. Bauer and B. Derby, *J. Am. Ceram. Soc.*, 2013, **96**, 2093-2099.

25. G. Pipan, M. Bogar, A. Ciavatti, L. Basiricò, T. Cramer, B. Fraboni and A. Fraleoni-Morgera, *Adv. Mater. Interfaces*, 2018, **5**, 1700925.
26. J. A. Lim, W. H. Lee, H. S. Lee, J. H. Lee, Y. D. Park and K. Cho, *Adv. Funct. Mater.*, 2008, **18**, 229-234.
27. M. Singh, H. M. Haverinen, P. Dhagat and G. E. Jabbour, *Adv. Mater.*, 2010, **22**, 673-685.
28. V. G. Rocha, E. Saiz, I. S. Tirichenko and E. García-Tuñón, *J. Mater. Chem.*, 2020, **8**, 15646-15657.
29. O. Gubanova, M. Andrianova, M. Saveliev, N. Komarova, E. Kuznetsov and A. Kuznetsov, *Mater. Sci. Semicond. Process.*, 2017, **60**, 71-78.
30. Z. Chen, Z. Li, J. Li, C. Liu, C. Lao, Y. Fu, C. Liu, Y. Li, P. Wang and Y. He, *J. Eur. Ceram. Soc.*, 2019, **39**, 661-687.
31. N. W. S. Pinargote, A. Smirnov, N. Peretyagin, A. Seleznev and P. Peretyagin, *Nanomaterials (Basel)*, 2020, **10**, 1300.
32. M. Saadi, A. Maguire, N. T. Pottackal, M. S. H. Thakur, M. M. Ikram, A. J. Hart, P. M. Ajayan and M. M. Rahman, *Adv. Mater.*, 2022, DOI: 10.1002/adma.202108855, e2108855.
33. K. Fu, Y. Wang, C. Yan, Y. Yao, Y. Chen, J. Dai, S. Lacey, Y. Wang, J. Wan, T. Li, Z. Wang, Y. Xu and L. Hu, *Adv. Mater.*, 2016, **28**, 2587-2594.
34. B. Chen, Y. Jiang, X. Tang, Y. Pan and S. Hu, *ACS Appl. Mater. Interfaces*, 2017, **9**, 28433-28440.
35. A. Shahzad and I. Lazoglu, *Composites Part B: Engineering*, 2021, **225**, 109249.
36. S. Yang, S. Park, J. Binting, Y. Bonnassieux, J. Anthony and I. Kymissis, *Adv. Electron. Mater.*, 2018, **4**.
37. K. Kim, J. Bae, S. H. Noh, J. Jang, S. H. Kim and C. E. Park, *J. Phys. Chem. Lett.*, 2017, **8**, 5492-5500.
38. H. Yoo, H. H. Choi, T. J. Shin, T. Rim, K. Cho, S. Jung and J.-J. Kim, *Adv. Funct. Mater.*, 2015, **25**, 3658-3665.
39. D. A. Kadri, D. A. Karim, M. Seck, K. Diouma and P. Marcel, *Materials Sciences and Applications*, 2018, **09**, 900-912.
40. H. Jiang, B. Peng, S. Liu, J. Ren, W. Yang, C. Lin, R. Wu, H. Chen and H. Li, *J. Mater. Chem. C*, 2021, **9**, 5621-5627.
41. A. Shih, E. Schell and A. I. Akinwande, *J. Mater. Res.*, 2017, **33**, 149-160.
42. R. A. Nawrocki, E. Pavlica, N. Čelić, D. Orlov, M. Valant, D. Mihailović and G. Bratina, *Org. Electron.*, 2016, **30**, 92-98.
43. S. Chen, X. Ma, Z. Cai, H. Long, X. Wang, Z. Li, Z. Qu, F. Zhang, Y. Qiao and Y. Song, *Adv. Mater.*, 2022, **34**, e2200928.
44. K. Kim, K. Nam, X. Li, D. Y. Lee and S. H. Kim, *ACS Appl. Mater. Interfaces*, 2019, **11**, 42403-42411.
45. M.-B. Madec, P. J. Smith, A. Malandraki, N. Wang, J. G. Korvink and S. G. Yeates, *J. Mater. Chem.*, 2010, **20**.
46. S. Grammatikos, T. Kaimakamis, S. Panos, C. Gravalidis, A. Laskarakis and S. Logothetidis, *Mater. Today: Proc.*, 2021, **37**, A1-A7.
47. H. Zajczkowska, L. Veith, W. Waliszewski, M. A. Bartkiewicz, M. Borkowski, P. Słeczkowski, J. Ulanski, B. Graczykowski, P. W. M. Blom, W. Pisula and T. Marszalek, *ACS Appl. Mater. Interfaces*, 2021, **13**, 59012-59022.
48. W. Kim, J. Kwon, Y. Lee, S. Baek and S. Jung, *Advanced Materials Technologies*, 2020, **5**.
49. W. Huang, W. Shi, S. Han and J. Yu, *AIP Adv.*, 2013, **3**, 1-6.
50. D. Bharti and S. P. Tiwari, *Synth. Met.*, 2016, **221**, 186-191.
51. T. Kaimakamis, C. Pitsalidis, A. Papamichail, A. Laskarakis and S. Logothetidis, *RSC Adv.*, 2016, **6**, 97077-97083.
52. H.-j. Kwon, H. Ye, T. K. An, J. Hong, C. E. Park, Y. Choi, S. Shin, J. Lee, S. H. Kim and X. Li, *Org. Electron.*, 2019, **75**.
53. W. Lee and Y. Park, *Polymers*, 2014, **6**, 1057-1073.
54. A. Tamayo, I. Fratelli, A. Ciavatti, C. Martínez - Domingo, P. Branchini, E. Colantoni, S. De Rosa, L. Tortora, A. Contillo, R. Santiago, S. T. Bromley, B. Fraboni, M. Mas - Torrent and L. Basiricò, *Adv. Electron. Mater.*, 2022, DOI: 10.1002/aelm.202200293.
55. N. Onojima, T. Ozawa, T. Sugai, S. Obata, Y. Miyazawa and J. Yamanaka, *Org. Electron.*, 2019, **66**, 206-210.
56. F. Aikawa, J. Ueno, T. Kashiwagi and E. Itoh, *Japanese Journal of Applied Physics*, 2020, **59**.
57. C. Teixeira da Rocha, K. Haase, Y. Zheng, M. Löffler, M. Hamsch and S. C. B. Mannsfeld, *Adv. Electron. Mater.*, 2018, **4**.
58. A. G. Beyene, S. J. Yang and M. P. Landry, *J Vac Sci Technol A*, 2019, **37**, 040802.
59. T. K. An, H.-j. Kwon, O. D. Jurchescu and I. McCulloch, presented in part at the Organic and Hybrid Field-Effect Transistors XVIII, 2019.
60. C. Erlen and P. Lugli, *IEEE Trans. Electron Devices*, 2009, **56**, 546-552.
61. K. Zojer, *Adv. Opt. Mater.*, 2021, **9**, 2100219.
62. O. Marinov, M. J. Deen, U. Zschieschang and H. Klauk, *IEEE Trans. Electron Devices*, 2009, **56**, 2952-2961.
63. Y. Yang, R. A. Nawrocki, R. M. Voyles and H. H. Zhang, *Org. Electron.*, 2021, **88**, 106000.
64. T. Cramer, L. Travaglini, S. Lai, L. Patruno, S. de Miranda, A. Bonfiglio, P. Cosseddu and B. Fraboni, *Sci. Rep.*, 2016, **6**, 38203.